IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

LG DISPLAY CO., LTD.,)
Plaintiff,) Civil Action No. 06-726 (JJF)) Civil Action No. 07-357 (JJF)
v.)
CHI MEI OPTOELECTRONICS CORPORATION, et al.) CONSOLIDATED CASES)
Defendants.)
)

APPENDIX IN SUPPORT OF DEFENDANT CHI MEI OPTOELECTRONICS' PROPOSED CLAIM CONSTRUCTIONS

POTTER, ANDERSON & CORROON LLP Hercules Plaza 1313 N. Market St. P.O. Box 951 Wilmington, Delaware 19899-0951 (302) 984-6000

provner@potteranderson.com

Philip A. Rovner (#3215)

Attorneys for Defendant Chi Mei Optoelectronics Corporation

OF COUNSEL:

Morgan Chu Jonathan S. Kagan Alexander C.D. Giza Adam Hoffman Thomas C. Werner Irell & Manella LLP 1800 Avenue of the Stars, Suite 900 Los Angeles, California 90067-4276 (310) 277-1010

Dated: August 11, 2008

IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

CERTIFICATE OF SERVICE

I, Philip A. Rovner, hereby certify that on August 11, 2008, the within document was filed with the Clerk of the Court using CM/ECF which will send notification of such filing(s) to the following; that the document was served on the following counsel as indicated; and that the document is available for viewing and downloading from CM/ECF.

BY CM/ECF, HAND DELIVERY AND E-MAIL

Richard E. Kirk, Esq.
Ashley Blake Stitzer, Esq.
The Bayard Firm
222 Delaware Avenue
Suite 900
P.O. Box 25130
Wilmington, DE 19899
rkirk@bayardfirm.com
astitzer@bayardfirm.com

BY CM/ECF, HAND DELIVERY AND E-MAIL

John W. Shaw, Esq.
Karen L. Pascale, Esq.
Young Conaway Stargatt & Taylor LLP
The Brandywine Building
1000 West Street, 17th Floor
Wilmington, DE 19801
jshaw@ycst.com
kpascale@ycst.com

I hereby certify that on August 11, 2008 I have sent by E-mail the foregoing document to the following non-registered participants:

Gaspare J. Bono, Esq.
Matthew T. Bailey, Esq.
Lora A. Brzezynski, Esq.
Cass W. Christenson, Esq.
R. Tyler Goodwyn, IV, Esq.
McKenna Long & Aldridge LLP
1900 K Street, NW
Washington, DC 20006
gbono@mckennalong.com
mbailey@mckennalong.com
lbrzezynski@mckennalong.com
cchristenson@mckennalong.com
tgoodwyn@mckennalong.com

Vincent K. Yip, Esq.
Peter J. Wied, Esq.
Jay C. Chiu, Esq.
Katherine F. Murray, Esq.
Ms. Denise Esparza
Paul Hastings Janofsky & Walker LLP
515 South Flower Street
Los Angeles, CA 90071
vincentyip@paulhastings.com
peterwied@paulhastings.com
jaychiu@paulhastings.com
katherinemurray@paulhastings.com
deniseesparza@paulhastings.com

Ron E. Shulman, Esq. Julie M. Holloway, Esq. Wilson Sonsini Goodrich & Rosati 650 Page Mill Road Palo Alto, CA 94304-1050 rshulman@wsgr.com jholloway@wsgr.com

M. Craig Tyler, Esq. Brian D. Range, Esq. Wilson Sonsini Goodrich & Rosati 8911 Capital of Texas Highway North Westech 360, Suite 3350 Austin, TX 78759 ctyler@wsgr.com brange@wsgr.com

/s/ Philip A. Rovner

Philip A. Rovner (#3215)
Potter Anderson & Corroon LLP Hercules Plaza, 6th Floor P. O. Box 951 Wilmington, DE 19899 (302) 984-6000 provner@potteranderson.com

846666

EXHIBIT A-2

Moving back to the lab, the next step will be to understand in molecular detail where survival pathways and chemotherapy agents intersect.

Frank McCormick is at the Comprehensive Cancer Center, University of California, San Francisco, Box 0128, 2340 Sutter Street, San Francisco, California 94143, USA.

e-mail: mccormick@cc.ucsf.edu

1. Wendel, H.-G. et al. Nature 428, 332-337 (2004).

- 2. Vivanco, I. & Sawyers, C. L. Nature Rev. Cancer 2, 489-501 (2002).
- Basu, S., Totty, N. F., Irwin, M. S., Sudol, M. & Downward, J. Mol. Cell 11, 11–23 (2003).
- Manning, B. D. & Cantley, L. C. Trends Biochem. Sci. 28, 573–576 (2003).
- Neshat, M. S. et al. Proc. Natl Acad. Sci. USA 98, 10314–10319 (2001)
- 6. Lin, T. A. et al. Science 266, 653-656 (1994).
- 7. Pause, A. et al. Nature **371**, 762–767 (1994).
- 8. Li, S. et al. J. Biol. Chem. 278, 3015-3022 (2003).
- Topisirovic, I. et al. Mol. Cell. Biol. 23, 8992–9002 (2003).

Semiconductor physics

Quick-set thin films

Mercouri G. Kanatzidis

Transistors that have active components based on thin films, rather than silicon, are attractive for many applications. The latest thin-film fabrication technique has the potential for industrial-scale production.

he original working transistor, invented at Bell Labs in the 1940s, was based on semiconducting germanium and had a junction (sandwich) configuration. But by the 1960s, this design had given way to the simpler field-effect transistor — in particular, the silicon-based MOSFET (for metal-oxide-semiconductor field-effect transistor). A typical computer processor today contains around 42 million such transistors, and demand for ever-faster computers is only increasing. As a result, the market is pushing for a downsizing of transistor technology.

However, certain applications (such as flatpanel displays) require larger-area transistors than can normally be created using siliconbased devices. Thin-film semiconductors have been explored as an alternative, although with limited success. But now it seems that the large-scale, low-cost fabrication of such devices is a step closer: on page 299 of this issue, Mitzi et al. describe a chemical-deposition method for producing uniform films of the chalcogenides SnS₂ or SnSe₂ for use in thin-film transistors (TFTs). The resulting TFTs support large current densities (more than 10^5 A cm⁻²), and mobilities greater than $10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ — almost ten times larger than achieved for semiconducting films formed using the spin-coating technique (in which a solution on a substrate is spun rapidly, causing the film to spread outwards).

In a TFT, the thin film (usually silicon) is the active current-carrying layer (Fig. 1). The film sits on a substrate, which is usually glass owing to its low cost, high optical transparency and compatibility with conventional semiconductor processing technology. Recently, however, plastic has emerged as a viable challenger because of its additional flexibility, although the development of TFT technology for use with plastic substrates is still in its infancy.




Figure 1 Cross-section of a thin-film transistor. A voltage applied at the gate controls the flow of electrons (resistance) from the source to the drain; a positive gate voltage attracts electrons to the bottom surface of the semiconductor layer and creates a conduction channel. When a voltage difference is applied between the two connector wires, electrons enter at one end (the source) and exit at the other (the drain), resulting in a current along the channel. Mitzi et al. have now come up with a chemical-deposition method that produces uniform films of the chalcogenide SnSe₂ for use in thin-film transistors.

Transistors for high-performance display applications should have high electron mobilities, low leakage currents and low threshold voltages. But processing temperatures must also be low (below 150 °C) if the transistors are to be compatible with low-cost plastic substrate materials. So the emphasis in developing large-scale TFTs has been on low-temperature deposition and the exploration of materials other than amorphous silicon. Approaches include vacuum deposition² (suitable for growing ultrathin organic films and multilayer structures), solution-deposition technologies³ (suitable for inorganic materials), and many others4. But these are generally not highthroughput processes. Although spin-coated semiconductor films have suffered from low mobilities⁵⁻⁷, this technique shows much promise.

The attraction of using inorganic semiconductors lies in their stability, thermal robustness and high mobilities. The metal chalcogenides, for example, are excellent candidates for use in TFT technologies. They form a large class of compounds that are composed of one or more metals plus one of the chalcogen atoms such as sulphur, selenium or tellurium. Moreover, the energy required to delocalize a charge carrier (the energy gap)⁸ in these materials is suitable for room-temperature devices, and can be further tuned for a given application⁹.

Mitzi et al. describe a means of creating chalcogenide active layers for TFTs through spin coating. Their continuous, uniform, ultrathin semiconducting films are only a few unit cells thick. The key to the fabrication chemistry is hydrazine (N₂H₄), which Mitzi et al. use as a solvent. When metal and chalcogens dissolve in hydrazine, they form chalcogenometallate solutions containing anions such as $[Sn_2S_6]^{4-}$, as well as hydrazinium cations $(N_2H_5)^+$. These solutions can be used as precursors for spin-coating thin films of the salt (N₂H₅)₄[Sn₂S₆], which then decompose to the binary metal chalcogenide at low temperature. The advantage of having hydrazinium cations, and not some other organic cations¹⁰, is that they readily and cleanly react with the counterion of [Sn₂S₆]⁴⁻ to give continuous, crystalline semiconducting films as thin as 5 nanometres.

It is this simple chemistry that not only makes the work of Mitzi et al.1 attractive, but probably technologically significant as well. Thin films produced by deposition from solution have so far been moderately successful in terms of their mobilities 11-13, but the techniques are generally not suitable for high throughput. This hydrazine-based process can be applied more generally, and the hydrazinium salts need not be isolated first—they can be made *in situ*. If the process can be optimized and scaled up, thin films for high-performance channel layers in TFTs could be fabricated with all the processing performed at 300 °C. In principle, depending on the specific metal chalcogenide involved, the films could be made at even lower temperatures.

However, the current processing temperature is too high for many applications (such as those using plastic substrates), and the mobilities achieved, although much higher than reported for other techniques, may not yet be adequate for many devices. Furthermore, the source and gate voltages of the TFTs are higher than those of typical silicon-based devices, while little is known about the yield and reproducibility of these devices. And the substrate is still silicon, not glass or plastic, which will limit the fabrication of TFTs on large-area, low-cost substrates.

So there are several factors to be considered before a new generation of optoelectronic devices based on this deposition technology could gain a foothold, including the long-term operational and environmental stability of the devices. But, given the relative youth of this technology, and the exciting and rapid advances anticipated using chalcogenide thin films, the goal does not seem unattainable. Continued work in this area is likely to contribute to our understanding and exploitation of these exciting materials well into the next century.

Mercouri G. Kanatzidis is in the Department of Chemistry, Michigan State University, East Lansing, Michigan 48824, USA.

e-mail: kanatzidis@chemistry.msu.edu

- Mitzi, D. B., Kosbar, L. L., Murray, C. E., Copel, M. & Afzali, A. Nature 428, 299–303 (2004).
- 2. Forrest, S. R. Chem. Rev. 97, 1793-1896 (1997).

- Sirringhaus, H. et al. Science 290, 2123–2126 (2000).
- 4. Duan, X. et al. Nature 425, 274-278 (2003).
- Waldauf, C., Schilinsky, P., Perisutti, M., Hauch, J. & Brabec, C. J. Adv. Mater. 15, 2084–2088 (2003).
- Babel, A. & Jenekhe, S. A. J. Am. Chem. Soc. 125, 13656–13657 (2003).
- Meth, J. S., Zane, S. G., Sharp, K. G. & Agrawal, S. Thin Solid Films 444, 227–234 (2003).
- Kanatzidis, M. G. & Sutorik, A. C. Prog. Inorg. Chem. 43, 151–265 (1995).
- Enos, A. A. III, Liao, J.-H., Pikramenou, Z. & Kanatzidis, M. G. Chem. Eur. J. 2, 656–666 (1996).
- Dhingra, S. S. & Kanatzidis, M. G. Mater. Res. Soc. Symp. Proc. 180, 825–831 (1990).
- 11. Gan, F. Y. & Shih, I. IEEE Trans. Electron Devices **49**, 15–18 (2002).
- 12. Yamaguchi, K., Yoshida, T., Sugiura, T. & Minoura, H. J. Phys. Chem. B 102, 9677–9686 (1998).
- Sankapal, B. R., Mane, R. S. & Lokhande, C. D. Mater. Res. Bull. 35, 177–184 (2000).




Figure 1 Cellular relationships. a, Normal communications between epithelial cells and their fibroblast neighbours. Both epithelial cells and fibroblasts secrete transforming growth factor β (TGF- β), which suppresses growth. Stromal fibroblasts might also secrete other factors that inhibit epithelial-cell growth (denoted by ?). A small amount of hepatocyte growth factor (HGF; its receptor is c-Met) secreted by the stroma inhibits stromal-cell growth and also that of epithelial cells. b, Perturbed signalling in the absence of the receptor for TGF- β , the TGF- β type II receptor. Inhibition of TGF- β signalling in stromal cells prevents growth-inhibitory responses to TGF-β and stimulates the stroma to release higher levels of HGF, a positive growth and metastatic factor. The production of other growth-inhibitory factors (?) might be reduced in response to inhibition of TGF- β signalling. TGF- β receptors are shown in black, c-Met receptors in red.

These data are consistent with previous reports that TGF- β normally inhibits HGF synthesis in stromal cells⁵. But they don't reflect the situation in advanced skin cancer, in which tumour-derived TGF- β induces adjacent stromal cells to produce HGF⁶.

The study by Bhowmick and colleagues has uncovered insights into cellular liaisons within tissues that should benefit cancer researchers and developmental biologists alike. But several issues raised by the findings must first be resolved. The cells of most solid tumours secrete large amounts of TGF-β, but are insensitive to its growth-inhibitory effects. This means either that components of this signalling pathway have mutated or, as is more common, that the growth response has been reduced while the ability to migrate, invade and metastasize in response to TGF-β is retained. How, then, do stromal cells normally escape the growth-inhibitory effects of overexpressed TGF-β and become willing partners in fostering epithelial tumour progression? Possible answers are genetic changes, or changes in gene expression that occur without altering the DNA sequence.

Cancer

Dangerous liaisons

Allan Balmain and Rosemary J. Akhurst

The cells of multicellular organisms are highly communicative and so can strongly influence one another's behaviour. One line of communication is particularly important in keeping cell growth in check.

single cell destined to become a tissue or an organism can't go it alone in its rise to such dizzy heights. Communication, in the form of direct contacts between cells, interactions between cells and their surroundings, or the transmission of biochemical signals, is essential. Unravelling these networks of communication has provided gainful employment for biologists, geneticists and mathematicians in their quest to understand how the body forms¹. But now cancer biologists are being drawn into a similar web of interactions between cells targeted to become tumours (usually epithelial cells) and their neighbours (stromal fibroblasts). A network of signals operates in tumours. As they describe in Science, Bhowmick et al.2 have identified one signalling pathway — regulated by transforming growth factor β (TGF- β) that is an important mediator of the stromal-epithelial interactions modulating the growth of solid tumours.

It has been known³ for some years that normal stromal cells inhibit tumour growth whereas tumour-associated stromal cells stimulate it (Fig. 1). In their study, Bhowmick $et~al.^2$ deleted the receptor for TGF- β — the TGF- β type II receptor — specifically in stromal cells of otherwise normal mice. This 'selective knockout' avoided killing the animals by deleting the TGF- β type II receptor in every cell type, completely inhibiting signalling through this pathway in the stroma of several tissues. Surprisingly, although the deletion occurs in the skin, oesophagus, kidney, liver and lung, mice were born normally, and these tissues showed no observable adverse effects.

Not everything, however, escaped unscathed. Prostate tissue underwent increased stromal-cell division, growing excessively by the time the animals were three weeks old. This, in turn, stimulated the epithelial cells of the prostate to divide and form lesions that resembled prostatic intraepithelial neoplasia, a probable forerunner of prostate cancer. The stromal-cell population in the animals' forestomach also proliferated more rapidly, in this case spurring the expansion of the epithelial population so that an invasive form of cancer occurred that killed the mice by the time they were seven weeks old. So not only does abrogation of TGF-β signalling in the stromal fibroblasts cause them to proliferate, but the ensuing perturbed communication with the epithelial cells causes dysregulated cell division, indirectly leading to cancerous growth.

What causes this? Perhaps the stromal cells that cannot respond to TGF-B instead release other factors, or greater amounts of certain factors than do normal stromal cells? Bhowmick et al.² suggest that it might be due to another growth factor, hepatocyte growth factor (HGF), acting through its receptor c-Met (Fig. 1). The HGF-c-Met regulatory system is important in proliferation, cell migration and metastasis — the movement of cancer cells to other parts of the body to establish more tumours⁴. Impressively, fibroblasts from both the forestomach and prostate tissues of the knockout mice secreted at least three times as much HGF as their normal counterparts, and c-Met was simultaneously activated in the proliferating epithelial cells of the forestomach tumours.

Case 1:06-cv-00726-JJF United States Patent		Filed 08/12/2008	4,332,075
Ota et al.	[*>]		Jun. 1, 1982

[54]		OF PRODUCING THIN FILM FOR ARRAY	
[75]	Inventors:	Isao Ota, Osaka; Haruhiro Shirazawa, Daito; Toshio Tatsumichi, Ando; Hiroshi Kawarada, Hirakata; Tetsuro Ohtsuka, Takatsuki, all of Japan	Prim Attor [57]
[73]	Assignee:	Matsushita Electric Industrial Co., Ltd., Osaka, Japan	havi a firs
[21]	Appl. No.:	41,507	strate and
[22]	Filed:	May 22, 1979	tern
[30]	Foreig	n Application Priority Data	form of th
Ma	y 26, 1978 [JI	P] Japan 53-63598	four
[51] [52]	Int. Cl. ³ U.S. Cl		layer layer phot
[58]	Field of Sea	arch 29/572, 571, 591, 578; 357/4	into unifo
[56]		References Cited	the p
U.S. PATENT DOCUMENTS the 1			
;	3,423,821 1/1	1966 Weimer 29/571 X 1969 Nishimura 29/571 1969 Diemer et al. 29/571 X	eight seco

3,460,005 8/1969 Kanda et al. 29/571 X


3,649,369	3/1972	Hunsperger et al 148/1.5
3,766,637	10/1973	Norris 29/571
4,213,807	7/1980	Rosnowski 148/187

Primary Examiner—G. Ozaki
Attorney, Agent, or Firm—Wenderoth, Lind & Ponack

[57] ABSTRACT

nethod of producing thin film transistor arrays and ing at least 7 steps including: a first step of forming rst electrode layer uniformly over an insulating subte; a second step of forming electrodes, such as drain source electrodes and bus bars with a desired patby photoetching the first electrode; a third step of ning a uniform semiconducting layer on the surface the substrate having the patterned electrodes; a rth step of successively forming a uniform insulating er over the uniformly deposited semiconducting er while keeping the array in a vacuum; a fifth step of toetching the uniformly deposited insulating layer a desired pattern; a sixth step of photoetching the form semiconducting layer into the same pattern as patterned insulating layer; a seventh step of forming cond electrode uniformly over the surface having patterned electrodes and insulating layer; and an th step of photoetching the uniformly deposited and electrode into a desired pattern.


10 Claims, 7 Drawing Figures



U.S. Patent Jun. 1, 1982


Sheet 1 of 3

4,332,075



(PRIOR ART)

FIG.1



4,332,075




FIG3




FIG.4

Sheet 3 of 3

4,332,075






FIG.5



F16.6



F16.7

METHOD OF PRODUCING THIN FILM TRANSISTOR ARRAY

BACKGROUND OF THE INVENTION

This invention relates to a method of producing a thin film transistor (TFT) array.

Thin film transistors are known to be field effect transistors in which the conductivity of the semiconductor fabricated between the source electrode and the drain electrode is controlled by a voltage applied to the third electrode (gate electrode) formed on the gate insulator in contact with the semiconductor.

The thin film transistor has been studied for its application to image sensors or display panels because of the 15 ease of fabricating a switching array over a large area at a low material cost. For example, a display panel having a thin film transistor at each picture element can be greatly improved in its performance. There are, at present, a lot of display media devices such as gas plasma, 20 electroluminescence, fluorescent displays activated by a low voltage electron beam, liquid crystal, electrochromic, electrophoretic and so on. In order to have an excellent contrast on the matrix display panel utilizing these display media devices, it is essential that the dis- 25 play medium have a sharp threshold in the voltagebrightness characteristics. However, some of the display media described above lack this sharpness in the threshold and are not suitable for a matrix display with many picture elements. Furthermore, even the matrix 30 display panel with sharp threshold characteristics suffers from the decrease in brightness or response speed due to the decrease in the duty ratio for activation as the picture elements increase. A thin film transistor switching element, and, if necessary, a storage capacitor at 35 each picture element, thus serve to improve the contrast ratio, the brightness and the response speed in the matrix display panel with a large number of picture elements.

Conventional methods of producing thin film transistor arrays are reviewed, for example, in Physics of Thin Films, Vol. 2, pp. 147-190, 1964, by P. K. Weimer, Academy Press, and Proceedings of the Society for Information Display, Vol. 17, pp. 39-55, 1976, by T. B. Brody. In these conventional methods, electrodes, semiconductors and gate insulators with desired patterns are formed on an insulating substrate by vacuum deposition through a metal mask with a desired aperture in contact with the surface of the substrate. The conventional method in which materials forming the electrodes, 50 as already described before. On the other hand, as apsemiconductors and gate insulators are successively deposited on each other under high vacuum by one pumpdown has advantages in that a clean layer without contamination can be obtained using fewer production steps. However, it has some disadvantages in that it is 55 difficult to obtain an evaporation metal mask with high precision and no defects, and in that high cost equipment is necessary for the successive exchanges of metal masks or the precise adjustment of the relative position of the two metal masks.

Furthermore, a thin metal mask is essential for the fabrication of a thin film transistor array of high density, and it becomes more difficult to accomplish a uniform contact between a thin metal mask and the substrate due to a decrease in a mechanical strength of the metal 65

Thus, in the conventional methods, integration density of the array and the precision in dimension and position of the fabricated thin film transistor are seriously incompatible to each other.

A further disadvantage in the conventional method is the problem in the mis-registration of deposited layers caused by the difference between the thermal expansion coefficients of the substrate and the metal mask. The thermal expansion coefficients of glass substrates per degree centigrade are between about 3×10^{-6} (Pyrex glass) and about 9×10^{-6} (soda glass). On the other hand, those of metal masks are, e.g., $(1 \text{ to } 2) \times 10^{-6}$ (invar), 6×10^{-6} (kovar), 16.4×10^{-6} (stainless steel: 18Cr, 8Ni). The difference of 1×10^{-6} °C. in the thermal expansion coefficient between the substrate and the metal mask results in a misregistration of about 23 µm under the temperature of 250° C. in a dimension which is 100 mm at room temperature.

It is quite difficult to select a combination of the substrate and the metal mask with a difference in their thermal expansion coefficients less than 1×10^{-6} /°C., and at the same time the mis-registration of about 23 μ m is an unacceptable amount. As described above, it is hopeless to fabricate, by the conventional method based on the use of metal masks, an array of large size with an integration density more than about 50 elements/inch.

A method of fabricating a thin film transistor array without using a metal mask is described, for example, in Proceedings of the SID, Vol. 14, No. 4, 1973 or in Philips Technical Review, Vol. 27, 1966.

According to these conventional methods, electrodes of source, drain or gate are formed by photolithography method. The thin film transistor according to the former one of the above-noted conventional methods has. as shown in FIG. 1, features a structure wherein a gate insulating layer 1 and semiconducting layer 2 are deposited almost uniformly on the surface of the substrate 3, without being patterned. On the other hand, the latter one of the above-noted conventional methods discloses the TFT structure as shown in FIG. 2 in which electrodes of source, drain and gate, 4, 5, 6, respectively, are formed on the same surface of the substrate 3, and a gate insulator 1 which is formed by an anodic oxidation method covers only the gate electrode 6.

The present inventors have tried these conventional methods based on the use of metal masks or photolithography techniques in order to fabricate a TFT array with a high density, and have found that the metal mask method surfaces from a great difficulty when used for the purpose of fabricating a TFT array of high density, parent from FIGS. 1 and 2, those TFT's have the same feature that the semiconducting layer 2 is formed on the upper surface of the insulating layer 1 when viewed from the side of the substrate 3.

The display panel combined with the TFT array usually uses, as display medium, an electroluminescence layer, a liquid crystal layer or a electrophoretic suspension layer. Such a display medium is usually sandwiched between the surface of the substrate with the TFT array and the common electrode. Therefore, the display medium is directly in contact with the surface of the semiconducting layer of the TFT. In order to avoid the deterioration in the characteristics of the display medium and/or the TFT's due to the electrochemical interaction between them, the semiconducting layer must be protected by an inert insulating layer. Since the protection layer must not cover the drain electrode which is electrically connected to the display medium,

the step of depositing an inert protection layer with a specific pattern becomes inevitable. Furthermore, the disadvantage in the structure as shown in FIG. 1 lies in that the semiconducting layer 2 is apt to deteriorate in its characteristics due to the direct contact with the 5 solvent when etching the semiconducting layer into a desired pattern, and furthermore, the dissolving peeling or contamination of the semiconducting layer often arises.

The TFT structure as shown in FIG. 2 has a disadvantage that it is necessary to remove the portions 2', as shown in FIG. 2, of the semiconducting layer, for example, by a photoetching technique in order to expose the given surface of the source and drain electrode if the TFT's produced are intended for use as a display panel. Due to this photoetching step, the TFT's, suffering from the peeling or contamination of the semiconducting layer, cannot show stable and reliable performance.

The conventional methods for fabricating the TFT 20 based on the photolithography method are not always aimed at the application of the TFT array to display devices and are those that are not directly applicable to this purpose.

The reason why the photolithography method most 25 popularly adopted in silicon IC technology has not yet yielded a satisfactory solution in the fabrication of the TFT's seems to be due mainly to the fact that that in addition to the difficulty in the precise photoetching of large size devices, the contamination during the etching 30 process and the complexity of the processes, a practical production method has not yet been developed both in materials and processes.

SUMMARY OF THE INVENTION

It is an object of this invention to provide a practical production method of a thin film transistor array of uniformly high density using relatively few processes.

This object is achieved according to this invention by the providing of a method which includes:

- a step of forming a first electrode layer almost uniformly on a insulating substrate;
- a step of patterning the first electrode layer into a source electrode, drain electrode, bus bar electrode, or one or both of the electrodes used for a passive element 45 indium tin oxide. such as resistor or capacitor;
- a step of uniformly depositing a semiconducting layer, under vacuum, on the surface of the substrate having the first electrode layer with a given shape;
- a step of uniformly depositing an insulating layer on the whole surface of the semiconducting layer;
- a step of patterning the insulating layer into desired shape by means of a photoetching process;
- ing layer into the same shape as that of the insulating layer;
- a step of uniformly depositing a second electrode layer on the exposed surfaces of the insulating layer and the first electrode layer on the substrate; and
- a step of patterning the second electrode layer into the shape of a gate electrode, bus connection electrode or electrodes used for a resistor or capacitor.

BRIEF DESCRIPTION OF THE DRAWINGS

This and other objects and features of this invention will be apparent from the descriptions herein and the accompanying drawings, in which:

- FIG. 1 is a cross-sectional view of a portion of a thin film transistor array according to a conventional method:
- FIG. 2 is a cross-sectional view of a portion of a thin film transistor array according to another conventional method:
- FIG. 3 is a plan view, at the second step of the production process, of a portion of a thin film transistor array according to an example of a method of this in-10 vention;
 - FIG. 4 is a plan view of a portion of a thin film transistor array according to the example of the method of this invention, which portion corresponds to that indicated by the dotted circle in FIG. 3;
 - FIG. 5 is a cross-sectional view of a portion of a thin film transistor array according to an elementary example of the method of this invention;
 - FIG. 6 is a cross-sectional view of a portion of a thin film transistor array according to an example of the method of this invention improved over the elementary example of FIG. 5; and
 - FIG. 7 is a plan view of a portion of a thin film transistor array according to the improved example of the method of this invention as of FIG. 6, which portion corresponds to that indicated by the dotted circle in FIG. 3.

DESCRIPTION OF THE PREFERRED **EMBODIMENTS**

This invention will be described hereinafter with the aid of the accompanying drawings. As described above, a transparent electrode, such as indium oxide or tin oxide or indium tin oxide is at first deposited, to a thickness of 200 Å to 1000 Å, on an insulating substrate such 35 as glass in order to form the first electrode layer.

In the second step, using a well known photoresist, such as phenolnovolak resin, the first electrode layer is patterned as shown in FIG. 3 into the shape of a source electrode 4, drain electrode 5, bus bar electrodes 7-1, 7-2 or, if necessary, one or both of the electrodes used for a resistor or capacitor. (These latter electrodes are omitted in FIG. 3 for simplicity of explanation). A dilute hydrochloric acid can be used as the etching solution for the first electrode such as indium oxide, tin oxide or

After removing the photoresist remaining on the patterned 1st electrodes 4, 5, 7-1, 7-2 and carefully cleaning and drying the substrate, in the third step a semiconducting material such as cadmium selenide, cadmium sulfide, lead sulfide, or tellurium is uniformly deposited by vacuum evaporation or sputtering, to a thickness of 50 Å to 2000 Å, to form the semiconducting

Successively after deposition of the semiconducting a step of subsequently photoetching the semiconduct- 55 layer, in the fourth step, an insulating layer such as aluminum oxide, silicon nitride and silicon oxide is deposited uniformly by vacuum evaporation or sputtering techniques to a thickness of from 0.1 µm to 0.6 µm over the semiconducting layer. After taking out the substrate 3, from the vacuum bell jar, with the semiconducting layer and the insulating layer deposited thereon, in the fifth step, the photoresist, after being uniformly coated over the insulating layer on the substrate 3, is photoetched into the shapes corresponding to those of the gate insulating layer 1 and crossover insulating layer 8. The substrate 3 with the given pattern of the photoresist layer thereon is then exposed to the etching solution or etching gas so that the unnecessary portions of the insulating layer is removed by etching. When the insulating layer 1 or 8 is composed of aluminum oxide, a hot phosphoric acid (about 60° C.) is suitable for etching the aluminum oxide. The etching rate is about 30 Å/S at 60° C. In the sixth step, the substrate 3 is exposed to the 5 etching solution or etching gas as well as in the fifth step except that in this step, the etching solution or gas appropriate for the semiconducting layer 2 or 9 is used. When cadmium selenide is used as the semiconducting tion of bromine is effectively suitable as the etching solution for the cadmium selenide. The etching rate of the CdSe is about 15 A/s at 20° C. with an etching solution of 0.35wt%.

obtained which has a double layer of the semiconducting layer 2(or 9) and insulating layer 1(or 8) thereon with the same shape covering given portions of the source electrode 4 and drain electrode 5 and covering given portions of the bus bar electrode 7-2 for use as 20 crossover insulation. Here, the semiconducting layer 9 under the insulating layer 8 at the portion of the crossover insulation does not function as a semiconductor

After removing the photoresist remaining on the 25 surfaces of the insulating layer 1, 8 and carefully cleaning the substrate 3, in the seventh step, the second electrode material is deposited uniformly on almost the whole surface of the side of the substrate 3 having the layers of the first electrodes 4, 5, 7-1, 7-2, semiconduc- 30 tors 2, 9 (these are not exposed and covered by the insulating layers 1, 8) and insulating layers 2, 9.

Metallic aluminum or chromium is suitable as the material for the second electrode. Electrode materials such as gold, indium oxide and tin oxide are not appro- 35 conductor 2, 9 and insulator 1, 8. Furthermore, the priate for the second electrode because the etching solutions or gas used for those electrode materials are apt to deteriorate the semiconductor and the insulators 1, 8 for the gate or the crossover insulation, respectively.

In the eighth step, the second electrode layer is photoetched into a given pattern so as to form the gate electrode 6, connection electrodes 7-3 for the electrical connections of the bus bar electrode 7-1, and either a resistor or capacitor (not shown in the drawings). Here, 45 layer 10. the electrode 7-4, deposited on the electrode 7-1 or 7-2, serves both to mechanically and electrically strengthen those electrodes 7-1 and 7-2.

The photoresist layer remaining on the surface of the gate electrode 6, and connection electrodes 7-4 and 7-3 50 does not have to be removed but after being hardened by appropriate heat treatment, serves to protect the surfaces of these electrodes.

In the steps described above, the formation of crossover insulation layer 8 is completed simultaneously with 55 found to be preferable. the formation of the gate insulator 1 and semiconductor 2 for the TFT's. However, when the high voltage operation of the TFT array is required, the basic process described above can be modified. It is more desirable to form an electrically more stable and reliable insulating 60 layer 2 and the insulating layer 1, putting-in and takinglayer with sufficient thickness for use as a crossover insulation layer and capacitance layer. In this case, an additional process is required to form a thick insulating layer for crossover insulator or capacitor, either before the third step or before the second step described above. 65

As an insulator material for this purpose, a metal oxide such as aluminum oxide or cerium oxide or an organic polymer such as a photoresist can be utilized.

According to our experiments, a metal oxide layer with a thickness of about 1 µm or a photoresist layer with a thickness of about 2 µm is satisfactory for use as the electrical insulation for a voltage strength more than 50 volts. Both insulator materials can be easily patterned into a desired shape by at first forming a uniform layer by vacuum evaporation, sputtering, spraying and so on and then photoetching it into a given pattern.

In the performance of the TFT's, since a thick gate layer, it has been found that 0.1-0.7wt% aqueous solu- 10 insulator requires a high gate voltage for obtaining the desired drain current, the thin gate insulator is the preferable. However, for the applications using a high gate voltage, a gate insulator thicker than 0.6 μm is desirable.

It has also been found that the TFT's obtained by the During the steps described above, a substrate 3 is 15 present method based on a photoetching process can be improved by other modifications. The cross section of the TFT fabricated by the basic method is shown in FIG. 5. There is an undulation in the semiconductor, gate insulator and gate electrode at the edges of the source and drain electrode 4 and 5 due to the thickness of those electrodes. The existence of this undulation, which is apt to give some damage to the semiconducting layer 2 or insulating layer 1 during the steps of etching the photoresist, insulator and semiconductor layers, might cause undesired side etching, cracking or peeling of the semiconducting layer and/or insulating layer during such etching steps. Then, according to this invention, this undulation is removed by depositing an insulating layer 10 with almost same thickness as that of the first electrode between the electrodes of the source and the drain and at the crossing portion of the bus bar electrode as shown in FIGS. 6 and 7. Thereby, a good effect can be obtained in the production yield of the TFT array and the precision of the shape of the semiadditional advantage has been obtained by providing the insulating layer 10 for removing the undulation. The advantage is that the TFT produced with this insulating layer 10 shows a higher off-resistance and higher on/off ratio of the drain current than that produced without it. Though the reason is not clear at present, this effect is considered to be caused perhaps by the reduction of the amount of the induced charge in the semiconductor resulting from the contact with the deposited insulating

As described above, though the provision of another insulating layer for the diminishment of undulation results in an increase in production steps, the step used to deposit the insulating layer on the whole substrate having the source and drain electrodes with a given shape and the step used to photoetch the insulating layer into a given pattern, enables the obtaining of a high production yield and better performance of the TFT array.

As the insulating layer 10, aluminum oxide has been

As apparent from the foregoing, according to the basic method according to this invention for producing a TFT array in which a crossover insulator is formed at the same time as the formation of the semiconducting out of the substrate 3 to and from the vacuum vessel are carried out three times; coating, exposing and developing of photoresist layers are carried out three times; photoetching of the electrodes is carried out twice; photoetching of the insulator and semiconducting layer is carried out once, respectively. Though it is not appropriate to say that the present method comprises very few steps, this method does not require any special care 7

except for the setting of the photomask for the exposure of the photoresist to the light pattern and never requires the delicate setting of a metal mask to the substrate for vacuum evaporation with a given pattern. Therefore, the present method ultimately can result in a high production rate by the simultaneous treatment of many substrates, and has a capability of fabricating, without difficulty, a TFT array with the density of more than 100 lines/inch.

The smallest size TFT having been fabricated so far 10 on the basis of the present invention has a channel length dimension of 10 µm and a channel width of 20 µm, and has shown excellent TFT characteristics such as an on/off ratio of drain current which is more than 104. The TFT's produced by the present method gener- 15 ally show high on/off drain currents. For an application requiring extremely low off current (<10 nA), the post heat treatment (at 200° C. for about 2 hours) of the array is preferable for reducing the off-current and obtaining a higher on/off ratio of the drain current. According to the present method, it has also been found that it is possible to relatively easily fabricate a TFT array having a precision of the order of tens of μ m with respect to the electrodes for the gate, source, drain and bus bar, gate and crossover insulators, and channel semiconductor uniformly on a substrate which is more than 10 25 $cm \times 10$ cm in size.

Further advantages in the present method are as follows.

Especially in a field effect transistor, the boundary between the gate insulating layer 1 and the semiconducting layer 2 has a remarkable effect upon the characteristics of the TFT produced. If there are mobile ions, polarizable impurities and/or a trapping state of charges are present at the boundary, the stable and excellent performance of the TFT may not be expected. Therefore, it is preferable to keep the boundary between the semiconducting layer 2 and the insulating layer 1 very clean and free from contamination. According to the present method, since the semiconducting layer 2 and insulating layer 1 are successively deposited under high vacuum, this delicate boundary layer can be prevented from contamination.

It has also been found that the electrode material such as the indium oxide or tin oxide, or indium tin oxide makes an ohmic contact to the cadmium selenide semiconducting layer. Therefore, it is possible to use such transparent conducting materials directly as the source and drain electrodes 4 and 5. This brings about an advantage in that a transmissive-type display device utilizing liquid crystal techniques can be easily fabricated by fewer steps. If an opaque metal electrode must be utilized as the source and drain electrode for achieving the ohmic contact with the semiconducting layer, an additional process for providing a transparent electrode electrically connected to the source or drain electrode becomes necessary for the fabrication of a TFT array used for a transmissive type display device.

According to the present invention which does not need the use of a metal mask during vacuum evaporation, the substrate can be heated during evaporation 60 because concern for the difference in the thermal expansion between the substrate and metal mask is unnecessary. The heating of the substrate during the evaporation generally results in a better performance of the fabricated TFT's mainly by the excellent adhesion of 65 the evaporated material to the substrate, an improvement in the electrical durability of the insulating material for gate insulator or crossover insulation layer, and

a capability of the control of the electrical resistance of the semiconducting layer.

In the foregoing description, the present invention's method of producing the TFT array has been explained mainly for the purpose of producing the switching array for the display panel. However, the present invention is not limited to that application but is applicable to any other thin film active circuits consisting of TFT active elements, thin film resistor and thin film capacitors such as the driving circuits for a display panel.

What is claimed is:

1. A method producing a thin film transistor comprising: uniformly forming a first electrode layer over an insulating substrate; forming electrodes for at least one of source, drain, and interconnecting lines with desired patterns by photoetching said first electrode layer; forming a uniform semiconducting layer on a surface of the substrate having said patterned electrodes; successively forming a uniform insulating layer over said uniform semiconducting layer; photoetching said uniform insulating layer into a desired pattern; photoetching said uniform semiconducting layer into the same pattern as said patterned insulating layer; forming a second electrode uniformly over the surface having said patterned electrode and insulating layer; and photoetching said uniformly deposited second electrode into a desired pattern.

2. A method of producing a thin film transistor as claimed in claim 1, wherein said first electrode is made of a conductive electrode material selected from the group consisting of indium oxide, tin oxide and indium

tin oxide.

3. A method of producing a thin film transistor as claimed in claim 1, comprising a further step, effected between said electrode forming step and said semiconducting layer forming step, of forming an insulating layer with a given shape and substantially the same thickness as said first electrode, at least on the portion of the substrate where said first electrode layer has been partially removed, and wherein the semiconducting layer and insulating layer having given shapes are to be provided in successive steps.

4. A method of producing a thin film transistor as claimed in claim 1, comprising a further step, effected between said electrode forming step and said semiconducting layer forming step, of forming an insulating layer by means of either a vacuum evaporation or sput-

tering method.

5. A method of producing a thin film transistor as claimed in claim 1, comprising a further step, effected between said semiconducting layer photoetching step and said second electrode forming step, of forming an insulating layer by means of either a vacuum evaporation or sputtering method.

6. A method of producing thin film transistor as claimed in claim 4 or 5, wherein said insulating layer is

made of a photosensitive organic polymer.

7. A method of producing a thin film transistor as claimed in claim 1, wherein said semiconducting layer material is made of cadmium selenide.

8. A method of producing a thin film transistor as claimed in claim 7, wherein an etching solution used for photoetching said semiconducting layer material is an aqueous solution of from 0.1 to 0.7wt.% of bromine.

9. A method of producing a thin film transistor as claimed in claim 1, 3, 4 or 5, wherein said insulating

layer is made of aluminum oxide.

10. A method of producing a thin film transistor as claimed in claim 9, wherein an etching solution used for photoetching said insulating layer is hot phosphoric acid

* * * * *

EXHIBIT A-4

Exhibit A-4, Page 311

McGraw-Hill Higher Education &

A Division of The McGraw-Hill Companies

SEMICONDUCTOR PHYSICS AND DEVICES: BASIC PRINCIPLES THIRD EDITION

Published by McGraw-Hill, a business unit of The McGraw-Hill Companies, Inc., 1221 Avenue of the Americas, New York, NY 10020. Copyright © 2003, 1997, 1992 by The McGraw-Hill Companies, Inc. All rights reserved. No part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written consent of The McGraw-Hill Companies, Inc., including, but not limited to, in any network or other electronic storage or transmission, or broadcast for distance learning.

Some ancillaries, including electronic and print components, may not be available to customers outside the United States.

This book is printed on acid-free paper.

3 4 5 6 7 8 9 0 DOC/DOC 0 9 8 7 6 5 4

ISBN 0-07-232107-5

Publisher: Elizabeth A. Jones

Senior developmental editor: Kelley Butcher Executive marketing manager: John Wannemacher

Project manager: Joyce Watters
Production supervisor: Sherry L. Kane

Designer: David W. Hash
Cover designer: Rokusek Design
Cover image: ©Eyewire, Inc.

Media project manager: Sandra M. Schnee Media technology senior producer: Phillip Meek Compositor: Interactive Composition Corporation

Typeface: 10/12 Times Roman

Printer: R. R. Donnelley/Crawfordsville, IN

Library of Congress Cataloging-in-Publication Data

Neamen, Donald A.

Semiconductor physics and devices: basic principles / Donald A. Neamen. — 3rd ed.

p. cm.

Includes bibliographical references and index. ISBN 0-07-232107-5 (acid-free paper)

1. Semiconductors. I. Title.

QC611 .N39 2003 537.6'22—dc21

2002019681

CIP

www.mhhe.com

Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor

PREVIEW

he fundamental physics of the Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is developed in this chapter. Although the bipolar transistor was discussed in the last chapter, the material in this chapter presumes a knowledge only of the semiconductor material properties and characteristics of the pn junction.

The MOSFET, in conjunction with other circuit elements, is capable of voltage gain and signal-power gain. The MOSFET is also used extensively in digital circuit applications where, because of its relatively small size, thousands of devices can be fabricated in a single integrated circuit. The MOSFET is, without doubt, the core of integrated circuit design at the present time.

The MOS designation is implicity used only for the metal–silicon dioxide (SiO_2)–silicon system. The more general terminology is metal–insulator–semiconductor (MIS), where the insulator is not necessarily silicon dioxide and the semiconductor is not necessarily silicon. We will use the MOS system throughout this chapter although the same basic physics applies to the MIS system.

The heart of the MOSFET is a metal-oxide-semiconductor structure known as an MOS capacitor. The energy bands in the semiconductor near the oxide-semiconductor interface bend as a voltage is applied across the MOS capacitor. The position of the conduction and valence bands relative to the Fermi level at the oxide-semiconductor interface is a function of the MOS capacitor voltage, so that the characteristics of the semiconductor surface can be inverted from p-type to n-type, or from n-type to p-type, by applying the proper voltage. The operation and characteristics of the MOSFET are dependent on this inversion and the creation of

450

an inversion charge density at the semiconductor surface. The threshold voltage is defined as the applied gate voltage required to create the inversion layer charge and is one of the important parameters of the MOSFET.

The various types of MOSFETs are examined and a qualitative discussion of the current-voltage characteristics is initially presented. A mathematical derivation of the current-voltage relation is then covered in detail. The frequency response and limitations of the MOSFET are also considered.

Although we have not discussed fabrication processes in any detail in this text, there is an MOS technology that should be considered, since it directly influences the characteristics and properties of the MOS devices and circuits. We will consider the complementary MOS (CMOS) process. The discussion of this technology will be brief, but should provide a good base for further in-depth study.

11.1 | THE TWO-TERMINAL MOS STRUCTURE

The heart of the MOSFET is the metal-oxide-semiconductor capacitor shown in Figure 11.1. The metal may be aluminum or some other type of metal, although in many cases, it is actually a high-conductivity polycrystalline silicon that has been deposited on the oxide; however, the term metal is usually still used. The parameter $t_{\rm ox}$ in the figure is the thickness of the oxide and $\epsilon_{\rm ox}$ is the permittivity of the oxide.

11.1.1 Energy-Band Diagrams

The physics of the MOS structure can be more easily explained with the aid of the simple parallel-plate capacitor. Figure 11.2a shows a parallel-plate capacitor with the top plate at a negative voltage with respect to the bottom plate. An insulator material separates the two plates. With this bias, a negative charge exists on the top plate, a positive charge exists on the bottom plate, and an electric field is induced between the two plates as shown. The capacitance per unit area for this geometry is

$$C' = \frac{\epsilon}{d} \tag{11.1}$$




Figure 11.1 | The basic MOS capacitor structure.

451

11.1 The Two-Terminal MOS Structure




Figure 11.2 | (a) A parallel-plate capacitor showing the electric field and conductor charges. (b) A corresponding MOS capacitor with a negative gate bias showing the electric field and charge flow. (c) The MOS capacitor with an accumulation layer of holes.

where ϵ is the permittivity of the insulator and d is the distance between the two plates. The magnitude of the charge per unit area on either plate is

$$Q' = C'V \tag{11.2}$$

where the prime indicates charge or capacitance per unit area. The magnitude of the electric field is

$$E = \frac{V}{d} \tag{11.3}$$

Figure 11.2b shows an MOS capacitor with a p-type semiconductor substrate. The top metal gate is at a negative voltage with respect to the semiconductor substrate. From the example of the parallel-plate capacitor, we can see that a negative charge will exist on the top metal plate and an electric field will be induced with the direction shown in the figure. If the electric field were to penetrate into the semiconductor, the majority carrier holes would experience a force toward the oxide–semiconductor interface. Figure 11.2c shows the equilibrium distribution of charge in the MOS capacitor with this particular applied voltage. An accumulation layer of holes in the oxide–semiconductor junction corresponds to the positive charge on the bottom "plate" of the MOS capacitor.

- E11.10 Consider an MOS device with the following parameters: p⁺ polysilicon gate, n-type substrate with $N_d = 10^{15}$ cm⁻³, $t_{ox} = 220$ Å, and $Q'_{ss} = 8 \times 10^{10}$ cm⁻². (Use Figure 11.15). Determine the threshold voltage. ($\Lambda \ 777.0 + = {}^{d} \Lambda \ suV$)
- *E11.11 The device described in E11.10 is to be redesigned by changing the n-type doping concentration such that the threshold voltage is in the range $-0.50 \le V_{TP} \le -0.30 \text{ V}$. (subjection $V_{TP} = V_{TP} = V_{T$

11.2 | CAPACITANCE-VOLTAGE CHARACTERISTICS

474

The MOS capacitor structure is the heart of the MOSFET. A great deal of information about the MOS device and the oxide–semiconductor interface can be obtained from the capacitance versus voltage or *C-V* characteristics of the device. The capacitance of a device is defined as

$$C = \frac{dQ}{dV} \tag{11.30}$$

where dQ is the magnitude of the differential change in charge on one plate as a function of the differential change in voltage dV across the capacitor. The capacitance is a small-signal or ac parameter and is measured by superimposing a small ac voltage on an applied dc gate voltage. The capacitance, then, is measured as a function of the applied dc gate voltage.

11.2.1 Ideal C-V Characteristics

First we will consider the ideal *C-V* characteristics of the MOS capacitor and then discuss some of the deviations that occur from these idealized results. We will initially assume that there is zero charge trapped in the oxide and also that there is no charge trapped at the oxide—semiconductor interface.

There are three operating conditions of interest in the MOS capacitor: accumulation, depletion, and inversion. Figure 11.24a shows the energy-band diagram of an MOS capacitor with a p-type substrate for the case when a negative voltage is applied to the gate, inducing an accumulation layer of holes in the semiconductor at the oxide-semiconductor interface. A small differential change in voltage across the MOS structure will cause a differential change in charge on the metal gate and also in the hole accumulation charge, as shown in Figure 11.24b. The differential changes in charge density occur at the edges of the oxide, as in a parallel-plate capacitor. The capacitance C' per unit area of the MOS capacitor for this accumulation mode is just the oxide capacitance, or

$$C'(\text{acc}) = C_{\text{ox}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}}$$
 (11.31)

Figure 11.25a shows the energy-band diagram of the MOS device when a small positive voltage is applied to the gate, inducing a space charge region in the semiconductor; Figure 11.25b shows the charge distribution through the device for




Figure 11.24 | (a) Energy-band diagram through an MOS capacitor for the accumulation mode. (b) Differential charge distribution at accumulation for a differential change in gate voltage.




Figure 11.25 | (a) Energy-band diagram through an MOS capacitor for the depletion mode. (b) Differential charge distribution at depletion for a differential change in gate voltage.

this condition. The oxide capacitance and the capacitance of the depletion region are in series. A small differential change in voltage across the capacitor will cause a differential change in the space charge width. The corresponding differential changes in charge densities are shown in the figure. The total capacitance of the series combination is

$$\frac{1}{C'(\text{depl})} = \frac{1}{C_{\text{ox}}} + \frac{1}{C'_{SD}}$$
 (11.32a)

or

$$C'(\text{depl}) = \frac{C_{\text{ox}}C'_{SD}}{C_{\text{ox}} + C'_{SD}}$$
 (11.32b)

CHAPTER 11 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor

Since $C_{\rm ox} = \epsilon_{\rm ox}/t_{\rm ox}$ and $C_{SD}' = \epsilon_{\rm s}/x_{\rm d}$, Equation (11.32b) can be written as

$$C'(\text{depl}) = \frac{C_{\text{ox}}}{1 + \frac{C_{\text{ox}}}{C'_{SD}}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}} + \left(\frac{\epsilon_{\text{ox}}}{\epsilon_{\text{s}}}\right) x_d}$$
(11.33)

As the space charge width increases, the total capacitance C'(depl) decreases.

We had defined the threshold inversion point to be the condition when the maximum depletion width is reached but there is essentially zero inversion charge density. This condition will yield a minimum capacitance C'_{\min} which is given by

$$C'_{\min} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}} + \left(\frac{\epsilon_{\text{ox}}}{\epsilon_s}\right) x_{dT}}$$
(11.34)

Figure 11.26a shows the energy-band diagram of this MOS device for the inversion condition. In the ideal case, a small incremental change in the voltage across the MOS capacitor will cause a differential change in the inversion layer charge density. The space charge width does not change. If the inversion charge can respond to the change in capacitor voltage as indicated in Figure 11.26b, then the capacitance is again just the oxide capacitance, or

$$C'(\text{inv}) = C_{\text{ox}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}}$$
 (11.35)

Figure 11.27 shows the ideal capacitance versus gate voltage, or C-V, characteristics of the MOS capacitor with a p-type substrate. The three dashed segments correspond to the three components C_{ox} , C'_{SD} , and C'_{\min} . The solid curve is the ideal net capacitance of the MOS capacitor. Moderate inversion, which is indicated in the figure, is the transition region between the point when only the space charge density




Figure 11.26 | (a) Energy-band diagram through an MOS capacitor for the inversion mode. (b) Differential charge distribution at inversion for a low-frequency differential change in gate voltage.




Figure 11.27 | Ideal low-frequency capacitance versus gate voltage of an MOS capacitor with a p-type substrate. Individual capacitance components are also shown.

changes with gate voltage and when only the inversion charge density changes with gate voltage.

The point on the curve that corresponds to the flat-band condition is of interest. The flat-band condition occurs between the accumulation and depletion conditions. The capacitance at flat band is given by

$$C'_{FB} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}} + \left(\frac{\epsilon_{\text{ox}}}{\epsilon_{s}}\right) \sqrt{\left(\frac{kT}{e}\right) \left(\frac{\epsilon_{s}}{eN_{a}}\right)}}$$
(11.36)

We may note that the flat-band capacitance is a function of oxide thickness as well as semiconductor doping. The general location of this point on the C-V plot is shown in Figure 11.27.

Objective

EXAMPLE 11.7

To calculate C_{ox} , C'_{min} , and C'_{FB} for an MOS capacitor.

Consider a p-type silicon substrate at $T=300~\rm K$ doped to $N_a=10^{16}~\rm cm^{-3}$. The oxide is silicon dioxide with a thickness of 550 Å and the gate is aluminum.

■ Solution

The oxide capacitance is

$$C_{\text{ox}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}} = \frac{(3.9)(8.85 \times 10^{-14})}{550 \times 10^{-8}} = 6.28 \times 10^{-8} \text{ F/cm}^2$$

To find the minimum capacitance, we need to calculate

$$\phi_{fp} = V_t \ln \left(\frac{N_a}{n_i} \right) = (0.0259) \ln \left(\frac{10^{16}}{1.5 \times 10^{10}} \right) = 0.347 \text{ V}$$




Figure 11.34 | High-frequency *C-V* characteristics of an MOS capacitor showing effects of interface states.

particular bias condition is known as *midgap*. Figure 11.33c shows the condition at inversion in which there is now a net negative charge in the acceptor states.

The net charge in the interface states changes from positive to negative as the gate voltage sweeps from the accumulation, depletion, to the inversion condition. We noted that the *C-V* curves shifted in the negative gate voltage direction due to positive fixed oxide charge. When interface states are present, the amount and direction of the shift changes as we sweep through the gate voltage, since the amount and sign of the interface trapped charge changes. The *C-V* curves now become "smeared out" as shown in Figure 11.34.

Again, the *C-V* measurements can be used as a diagnostic tool in semiconductor device process control. For a given MOS device, the ideal *C-V* curve can be determined. Any "smearing out" in the experimental curve indicates the presence of interface states and any parallel shift indicates the presence of fixed oxide charge. The amount of smearing out can be used to determine the density of interface states. These types of measurement are extremely useful in the study of radiation effects on MOS devices, which we will consider in the next chapter.

11.3 | THE BASIC MOSFET OPERATION

The current in an MOS field-effect transistor is due to the flow of charge in the inversion layer or channel region adjacent to the oxide-semiconductor interface. We have discussed the creation of the inversion layer charge in enhancement-type MOS capacitors. We may also have depletion-type devices in which a channel already exists at zero gate voltage.

11.3.1 MOSFET Structures

There are four basic MOSFET device types. Figure 11.35 shows an n-channel enhancement mode MOSFET. Implicit in the enhancement mode notation is the idea

that the semiconductor substrate is not inverted directly under the oxide with zero gate voltage. A positive gate voltage induces the electron inversion layer, which then "connects" the n-type source and the n-type drain regions. The source terminal is the source of carriers that flow through the channel to the drain terminal. For this n-channel device, electrons flow from the source to the drain so the conventional current will enter the drain and leave the source. The conventional circuit symbol for this n-channel enhancement mode device is also shown in this figure.

Figure 11.36 shows an n-channel depletion mode MOSFET. An n-channel region exists under the oxide with zero volts applied to the gate. However, we have shown that the threshold voltage of an MOS device with a p-type substrate may be




Figure 11.35 | Cross section and circuit symbol for an n-channel enhancement-mode MOSFET.




Figure 11.36 | Cross section and circuit symbol for an n-channel depletion-mode MOSFET.

negative; this means that an electron inversion layer already exists with zero gate voltage applied. Such a device is also considered to be a depletion mode device. The n-channel shown in this figure can be an electron inversion layer or an intentionally doped n-region. The conventional circuit symbol for the n-channel depletion mode MOSFET is also shown in the figure.

Figures 11.37a and 11.37b show a p-channel enhancement mode MOSFET and a p-channel depletion mode MOSFET. In the p-channel enhancement mode device, a negative gate voltage must be applied to create an inversion layer of holes that will "connect" the p-type source and drain regions. Holes flow from the source to the drain, so the conventional current will enter the source and leave the drain. A p-channel region exists in the depletion mode device even with zero gate voltage. The conventional circuit symbols are shown in the figure.





Figure 11.37 | Cross section and circuit symbol for (a) a p-channel enhancement mode MOSFET and (b) a p-channel depletion mode MOSFET.



Selected List of Symbols

This list does not include some symbols that are defined and used specifically in only one section. Some symbols have more than one meaning; however, the context in which the symbol is used should make the meaning unambiguous. The usual unit associated with each symbol is given.

a	Unit cell dimension (Å), potential well width, acceleration, gradient of impurity concentration, channel thickness of a one-sided JFET (cm)
a.	Bohr radius (Å)
a_0	Speed of light (cm/s)
d	
	Distance (cm)
. e	Electronic charge (magnitude) (C), Napierian base
f	Frequency (Hz)
$f_F(E)$	Fermi-Dirac probability function
f_T	Cutoff frequency (Hz)
g	Generation rate $(cm^{-3} s^{-1})$
g'	Generation rate of excess carriers $(cm^{-3} s^{-1})$
g(E)	Density of states function (cm ⁻³ eV ⁻¹)
g_c, g_v	Density of states function in the conduction band and valence band $(cm^{-3} eV^{-1})$
g _d	Channel conductance (S), small-signal diffusion conductance (S)
g_m	Transconductance (A/V)
g_n, g_p	Generation rate for electrons and holes (cm ⁻³ s ⁻¹)
h	Planck's constant (J-s), induced space charge width in a JFET (cm)
\hbar	Modified Planck's constant $(h/2\pi)$

704

h_f	Small-signal common emitter current gain
\dot{j}	Imaginary constant, $\sqrt{-1}$
k	Boltzmann's constant (J/K), wavenumber (cm ⁻¹)
k_n	Conduction parameter (A/V ²)
m	Mass (kg)
m_0	Rest mass of the electron (kg)
m^*	Effective mass (kg)
m_n^*, m_p^*	Effective mass of an electron and hole (kg)
n	Integer
n, l, m, s	Quantum numbers
n, p	Electron and hole concentration (cm^{-3})
\bar{n}	Index of refraction
n', p'	Constants related to the trap energy (cm ⁻³)
n_{B0}, p_{E0}, p_{C0}	Thermal-equilibrium minority carrier electron concentration in the base and minority carrier hole concentration in the emitter and collector (cm ⁻³)
n_d	Density of electrons in the donor energy level (cm^{-3})
n_i	Intrinsic concentration of electrons (cm ⁻³)
n_0, p_0	Thermal-equilibrium concentration of electrons and holes (cm^{-3})
n_p, p_n	Minority carrier electron and minority carrier hole concentration (cm ⁻³)
n_{p0}, p_{n0}	Thermal-equilibrium minority carrier electron and minority carrier hole concentration (cm ⁻³)
n_s	Density of a two-dimensional electron gas (cm ⁻²)
p	Momentum
p_a	Density of holes in the acceptor energy level (cm^{-3})
p_i	Intrinsic hole concentration $(= n_i)(\text{cm}^{-3})$
q	Charge (C)
r, θ, ϕ	Spherical coordinates
r_d, r_π	Small-signal diffusion resistance (Ω)
r_{ds}	Small-signal drain-to-source resistance (Ω)
S	Surface recombination velocity (cm/s)
t	Time (s)
t_d	Delay time (s)
t_{ox}	Gate oxide thickness (cm or Å)
t_s	Storage time (s)
u(x)	Periodic wave function
v	Velocity (cm/s)
v_d	Carrier drift velocity (cm/s)
u	

705

$v_{ds}, v_s, v_{\rm sat}$	Carrier saturation drift velocity (cm/s)
x, y, z	Cartesian coordinates
x	Mole fraction in compound semiconductors
x_B, x_E, x_C	Neutral base, emitter, and collector region widths (cm)
x_d	Induced space charge width (cm)
x_{dT}	Maximum space charge width (cm)
x_n, x_p	Depletion width from the metallurgical junction into n-type and p-type semiconductor regions (cm)
\boldsymbol{A}	Area (cm ²)
A^*	Effective Richardson constant (A/K²/cm²)
B	Magnetic flux density (Wb/m²)
B, E, C	Base, emitter, and collector
BV_{CBO}	Breakdown voltage of collector-base junction with emitter open (volt)
BV_{CEO}	Breakdown voltage of collector-emitter with base open (volt)
C	Capacitance (F)
C'	Capacitance per unit area (F/cm ²)
C_d, C_π	Diffusion capacitance (F)
C_{FB}	Flat-band capacitance (F)
C_{gs}, C_{gd}, C_{ds}	Gate-source, gate-drain, and drain-source capacitance (F)
C_j'	Junction capacitance per unit area (F/cm ²)
C_M	Miller capacitance (F)
C_n, C_p	Constants related to capture rate of electrons and holes
C_{ox}	Gate oxide capacitance per unit area (F/cm ²)
C_{μ}	Reverse-biased B-C junction capacitance (F)
D, S, G	Drain, source, and gate of an FET
D'	Ambipolar diffusion coefficient (cm ² /s)
D_B, D_E, D_C	Base, emitter, and collector minority carrier diffusion coefficients (cm ² /s)
D_{it}	Density of interface states (#/eV-cm ³)
D_n, D_p	Minority carrier electron and minority carrier hole diffusion coefficient (cm ² /s)
E	Energy (joule or eV)
E_a	Acceptor energy level (eV)
E_c, E_v	Energy at the bottom edge of the conduction band and top edge of the valence band (eV)
$\Delta E_c, \Delta E_v$	Difference in conduction band energies and valence band energies at a heterojunction (eV)
E_d	Donor energy level (eV)

E_F	Fermi energy (eV)
E_{Fi}	Intrinsic Fermi energy (eV)
E_{Fn}, E_{Fp}	Quasi-Fermi energy levels for electrons and holes (eV)
E_{g}	Bandgap energy (eV)
ΔE_g	Bandgap narrowing factor (eV), difference in bandgap energies at a heterojunction (eV)
E_t	Trap energy level (eV)
\boldsymbol{F}	Force (N)
F_n^-, F_p^+	Electron and hole particle flux (cm ⁻² s ⁻¹)
$F_{1/2}(\eta)$	Fermi-Dirac integral function
${\it G}$	Generation rate of electron-hole pairs $(cm^{-3} s^{-1})$
G_L	Excess carrier generation rate $(cm^{-3} s^{-1})$
G_{n0},G_{p0}	Thermal equilibrium generation rate for electrons and holes $(cm^{-3} s^{-1})$
G_{01}	Conductance (S)
I	Current (A)
I_A	Anode current (A)
I_B, I_E, I_C	Base, emitter, and collector current (A)
I_{CBO} .	Reverse-bias collector-base junction current with emitter open (A)
I_{CEO}	Reverse-bias collector-emitter current with base open (A)
I_D	Diode current (A), drain current (A)
$I_D(\text{sat})$	Saturation drain current (A)
I_L	Photocurrent (A)
I_{P1}	Pinchoff current (A)
$I_{\mathcal{S}}$	Ideal reverse-bias saturation current (A)
I_{SC}	Short-circuit current (A)
$I_{ u}$	Photon intensity (energy/cm ² /s)
J	Electric current density (A/cm ²)
$J_{ m gen}$	Generation current density (A/cm ²)
J_L	Photocurrent density (A/cm ²)
J_n,J_p	Electron and hole electric current density (A/cm ²)
J_n^-, J_p^+	Electron and hole particle current density (cm ⁻² s ⁻¹)
$J_{ m rec}$	Recombination current density (A/cm ²)
J_{r0}	Zero-bias recombination current density (A/cm ²)
J_R	Reverse-bias current density (A/cm ²)
J_S	Ideal reverse-bias saturation current density (A/cm ²)
J_{sT}	Ideal reverse saturation current density in a Schottky diode (A/cm ²)
L	Length (cm), inductance (H), channel length (cm)

ΔL	Channel length modulation factor (cm)
L_B, L_E, L_C	Minority carrier diffusion length in the base, emitter, and collector (cm)
L_D	Debye length (cm)
L_n, L_p	Minority carrier electron and hole diffusion length (cm)
M, M_n	Multiplication constant
N	Number density (cm ⁻³)
N_a	Density of acceptor impurity atoms (cm ⁻³)
N_B, N_E, N_C	Base, emitter, and collector doping concentrations (cm ⁻³)
N_c, N_v	Effective density of states function in the conduction band and valence band (cm ⁻³)
N_d	Density of donor impurity atoms (cm ⁻³)
N_{it}	Interface state density (cm ⁻²)
N_t	Trap density (cm ⁻³)
P	Power (watt)
P(r)	Probability density function
Q	Charge (C)
Q'	Charge per unit area (C/cm²)
Q_B	Gate controlled bulk charge (C)
Q'_n	Inversion channel charge density per unit area (C/cm ²)
$Q_{ m sig}'$	Signal charge density per unit area (C/cm ²)
$Q'_{SD}(\max)$	Maximum space charge density per unit area (C/cm ²)
Q_{SS}'	Equivalent trapped oxide charge per unit area (C/cm ²)
R	Reflection coefficient, recombination rate (cm ⁻³ s ⁻¹), resistance (Ω)
R(r)	Radial wave function
R_c	Specific contact resistance (Ω -cm ²)
R_{cn}, R_{cp}	Capture rate for electrons and holes $(cm^{-3} s^{-1})$
R_{en},R_{ep}	Emission rate for electrons and holes $(cm^{-3} s^{-1})$
R_n, R_p	Recombination rate for electrons and holes (cm ⁻³ s ⁻¹)
R_{n0}, R_{p0}	Thermal equilibrium recombination rate of electrons and holes $(cm^{-3} s^{-1})$
T	Temperature (K), kinetic energy (J or eV), transmission coefficient
V	Potential (volt), potential energy (J or eV)
V_a	Applied forward-bias voltage (volt)
V_A	Early voltage (volt), anode voltage (volt)
V_{bi}	Built-in potential barrier (volt)
V_B	Breakdown voltage (volt)
V_{BD}	Breakdown voltage at the drain (volt)

V_{BE}, V_{CB}, V_{CE}	Base-emitter, collector-base, and collector-emitter voltage (volt)
V_{DS}, V_{GS}	Drain-source and gate-source voltage (volt)
$V_{DS}(\text{sat})$	Drain-source saturation voltage (volt)
V_{FB}	Flat-band voltage (volt)
V_G	Gate voltage (volt)
V_H	Hall voltage (volt)
$V_{ m oc}$	Open-circuit voltage (volt)
$V_{ m ox}$	Potential difference across an oxide (volt)
V_{p0}	Pinchoff voltage (volt)
V_{pt}	Punch-through voltage (volt)
V_R	Applied reverse-bias voltage (volt)
V_{SB}	Source-body voltage (volt)
V_t	Thermal voltage (kT/e)
V_T	Threshold voltage (volt)
ΔV_T	Threshold voltage shift (volt)
W	Total space charge width (cm), channel width (cm)
W_B	Metallurgical base width (cm)
Y	Admittance
α	Photon absorption coefficient (cm ⁻¹), ac common
	base current gain
α_n, α_p	Electron and hole ionization rates (cm ⁻¹)
$lpha_0$	dc common base current gain
α_T	Base transport factor
β	Common-emitter current gain
γ	Emitter injection efficiency factor
δ	Recombination factor
$\delta n, \delta p$	Excess electron and hole concentration (cm ⁻³)
$\delta n_p, \delta p_n$	Excess minority carrier electron and excess minority
	carrier hole concentration (cm ⁻³)
ϵ	Permittivity (F/cm ²)
ϵ_0	Permittivity of free space (F/cm ²)
$\epsilon_{ m ox}$	Permittivity of an oxide (F/cm ²)
ϵ_r	Relative permittivity or dielectric constant
ϵ_{s}	Permittivity of a semiconductor (F/cm ²)
λ	Wavelength (cm or μ m)
μ	Permeability (H/cm)
μ'	Ambipolar mobility (cm ² /V-s)
μ_n, μ_p	Electron and hole mobility (cm ² /V-s)

μ_0	Permeability of free space (H/cm)
ν	Frequency (Hz)
ho	Resistivity (Ω -cm), volume charge density (C /cm ³)
σ	Conductivity ($\Omega^{-1} \text{ cm}^{-1}$)
$\Delta\sigma$	Photoconductivity (Ω^{-1} cm ⁻¹)
σ_i	Intrinsic conductivity (Ω^{-1} cm ⁻¹)
$\sigma_n, \ \sigma_p$	Conductivity of n-type and p-type semiconductor (Ω^{-1} cm ⁻¹)
τ	Lifetime (s)
τ_n, τ_p	Electron and hole lifetime (s)
τ_{n0}, τ_{p0}	Excess minority carrier electron and hole lifetime (s)
$ au_0$	Lifetime in space charge region (s)
ϕ	Potential (volt)
$\phi(t)$	Time-dependent wave function
$\Delta\phi$	Schottky barrier lowering potential (volt)
ϕ_{Bn}	Schottky barrier height (volt)
ϕ_{B0}	Ideal Schottky barrier height (volt)
ϕ_{fn},ϕ_{fp}	Potential difference (magnitude) between E_{Fi} and E_{F}
	in n-type and p-type semiconductor (volt)
ϕ_{Fn},ϕ_{Fp}	Potential difference (with sign) between E_{Fi} and E_F
	in n-type and p-type semiconductor (volt)
ϕ_m	Metal work function (volt)
ϕ_m'	Modified metal work function (volt)
ϕ_{ms}	Metal-semiconductor work function difference (volt)
ϕ_n, ϕ_p	Potential difference (magnitude) between E_c and E_F
	in n-type and between E_v and E_F in p-type
t	semiconductor (volt)
ϕ_s	Semiconductor work function (volt), surface potential (volt)
X	Electron affinity (volt)
χ' .	Modified electron affinity (volt)
$\psi(x)$	Time-independent wave function
ω	Radian frequency (s ⁻¹)
Γ	Reflection coefficient
E	Electric field (V/cm)
E_H	Hall electric field (V/cm)
Ecrit	Critical electric field at breakdown (V/cm)
$\Theta(\theta)$	Angular wave function
Φ	Photon flux (cm ⁻² s ⁻¹)
$\Phi(\phi)$	Angular wave function
$\Psi(x,t)$	Total wave function

EXHIBIT A-5

Case 1:06-cv-00726-JJF Document 385-2 Filed 08/12/2008 Page 34 of 44 4,343,081 [11]

United States Patent [19]

Morin et al. Aug. 10, 1982 [45]

		•
[54]		FOR MAKING NDUCTOR DEVICES
[75]		Francois Morin, Lanmerin; Madeleine Bonnel, Lannion, both of France
[73]	Assignee:	L'Etat Francais represente par le Secretaire d'Etat aux Postes et Telecommunications et a la Telediffusion (Centre National d'Etudes des Telecommunications), Issy les Moulineaux, France
[21]	Appl. No.:	160,213
[22]	Filed:	Jun. 17, 1980
[30]	Foreig	n Application Priority Data
		R] France 79 16083 R] France 79 30954
[58]	Field of Sea	arch 29/571; 357/23; 148/174, 188, 187
[56]		References Cited
	U.S . 1	PATENT DOCUMENTS

3,258,663 6/1966 Weimer 29/571 X


3,298,863 1/1967 McCusker 2	9/571 X
3,423,821 1/1969 Nishimura	29/571
3,436,620 4/1969 Diemer et al 2	9/571 X
3,470,610 10/1969 Breitweiser	29/571
3,520,051 7/1970 Topfer et al	29/571
3,616,527 11/1971 Janning	

Primary Examiner-G. Ozaki Attorney, Agent, or Firm-Pearne, Gordon, Sessions, McCoy & Granger

[57] ABSTRACT

The present invention relates to a process for making semi-conductor components on an amorphous substrate, comprising two phases, wherein, in a first phase, the substrate is introduced into a deposition chamber and a uniform deposit is made of four successive primary layers on all this substrate, without contact with the outside atmosphere: a first layer of protective insulating material, a second layer of semiconductor material, a third layer of insulating material, of smaller thickness than the first layer, and finally a fourth layer of a metal; and, in a second phase, the substrate coated with these four layers is withdrawn from the deposition chamber and the last three layers are subjected to photoetching and ancillary deposition operations, which are appropriate for the structure of the component to be obtained.

5 Claims, 11 Drawing Figures





U.S. Patent Aug. 10, 1982


Sheet 1 of 6


4,343,081


























FIG.3




FIG.4




FIG.5a




FIG.5b






FIG.5c








FIG. 7

PROCESS FOR MAKING SEMI-CONDUCTOR **DEVICES**

The present invention relates to a process for making semi-conductor components and to a component obtained by this process. It finds particular application in the production of thin-film transistors (hereinafter abbreviated to T.F.T.s) and of circuits using T.F.T.s.

A T.F.T. is a field effect transistor with insulated 10 grid. It is similar to an MOS (metal-oxide semiconductor) transistor, with the difference that it is made on an amorphous substrate and not on a monocrystalline silicon wafer. Consequently, T.F.T. circuits may be of very large dimensions and are no longer limited by the 15 size of the crystalline substrate

In practice, a T.F.T. is obtained by deposit in vacuo of its different constituents on a glass substrate. Each layer (semiconductor, insulator, metal) is deposited through a metal mask (of the Stencil-mask type) in inti-20 mate contact with the substrate. To have a good definition of the patterns, the deposits are made by evaporation in vacuo. The materials to be evaporated are disposed in crucibles heated by the Joule effect or by electron bombardment. The in-situ masking excludes depos- 25 attains that of integrated circuits. its in a gaseous atmosphere (cathode sputtering, chemical deposit by gaseous process, etc.) because of the sheath phenomena which render the edges of the patterns blurred. In the best of cases, an in vacuo mask exchanger enables all the T.F.T. (or T.F.T. circuit) to 10 be made in one pumping cycle, this avoiding pollution of the semiconducting layer and of the insulator-semiconductor interface.

Concerning this technique and applications thereof, the article by A. G. Fischer entitled 'Flat TV panels 35 with polycrystaline layers' published in the journal 'Microelectronics', Vol. 7, No. 4, 1976, pages 5 to 15, may be consulted.

Although the main advantage of this technique of making T.F.T.s is a rapid execution of the circuits, it has 40 the drawback of being suitable only for circuits of modest dimensions and definition. In fact, a metal mask of high definition and large outer dimensions comprises a large number of very small openings, has mediocre mechanical properties, expands, and deforms. As a plu- 45 rality of masks are necessary and as the patterns must be superimposed with high precision, a limitation is rapidly apparent. It is estimated that this method enables circuits of overall dimensions of the order of about ten centimeters to be produced, not having more than four 50 accompanying drawings, in which: transistors per square millimeter. These modest performances limit the applications of the T.F.T.

Furthermore, this technique imposes that the layers constituting the transistor be disposed on a substrate at ambient temperature, in order to avoid the expansion of 55 the masks. Now, the semiconductor deposit which is generally polycrystalline, would necessitate the use of a much higher substrate temperature (a few hundred degrees) in order to improve crystallization.

Other processes of manufacture have been devel- 60 oped, employing partial photoetching of the layers. They have the drawback of polluting the semiconductor layer in its active part. A description of these processes will be found in the article by J. C. Erskine and A. Cserhati entitled 'Cadmium selenide thin-film tran- 65 sistors' published in the journal 'Journal of Vaccum Science Technology', Vol. 15(6), Nov./Dec. 1978, pages 1823 to 1835.

It is an object of the present invention to provide a process for manufacturing semiconductor components and particularly T.F.T.s, which avoids all these drawbacks. The process of the invention employs the principle of photoetching whilst conserving one of the advantages of the process described hereinabove, namely the production of all the layers constituting the T.F.T. in one manufacturing cycle, thus avoiding the pollution of the layers and interfaces by outside agents. However,

- the invention has the following advantages over the known process:
- 1. The substrate may be heated during the deposit of the semiconductor, this leading to an improvement in the crystallization.
- 2. The dimensions of the substrate may be as large as is desired, within the limit of the homogeneity of the deposits.
- 3. The deposition techniques are no longer limited to evaporation is vacuo and cathode sputtering, chemical deposit by gas process, etc. may be used.
- 4. The definition of the patterns is increased by the use of photographic masks of high precision, already used for making integrated circuits.
- 5. The complexity of the circuits made is greater and
- 6. The process of photoetching described hereinbelow effects the self-alignment of the grid on the channel of the T.F.T., this eliminating the parasitic grid-source and grid-drain capacitances.
- To this end, the process according to the invention comprises two phases:

(A) in a first phase,

the substrate is introduced into a deposition chamber, a uniform deposit of four successive primary layers is made on all this substrate, without contact with the outside atmosphere: a first layer of protective insulating material, a second layer of semiconductor material, a third layer of insulating material, of smaller thickness than the first layer, and finally a fourth layer of a metal,

(B) and, in a second phase:

the substrate coated with these four layers is withdrawn from the deposition chamber,

the last three layers are subjected to photoetching and ancillary deposition operations, which are appropriate for the structure of the component to be obtained.

The invention will be more readily understood on reading the following description with reference to the

- FIG. 1 shows a schematic section of the substrate obtained after the first phase,
- FIG. 2 shows a schematic section of the structure obtained at various stages of the second phase,
- FIG. 3 schematically shows a multiplexed T.F.T. control circuit for a teleprinter restitution head, according to a first embodiment,
- FIG. 4 schematically shows a multiplexed T.F.T. control circuit for a teleprinter restitution head, according to a second embodiment,
- FIGS. 5a, 5b and 5c schematically show, in plan view, three stages of manufacture of the control circuit. FIG. 6 shows a T.F.T. in plan view (a) and in transverse sections (b) and (c).

FIG. 7 shows a crossing zone in section.

Referring now to the drawings, FIG. 1 shows in schematic section (neither the proportion nor the dimensions are respected) a substrate 1 on which are deposited; a thick layer 2 of insulating material, a layer 3 of semiconductor, a thin layer 4 of insulator and finally a layer 5 of metal. The operating conditions relative to this first phase may be as follows:

The substrate 1 on which it is desired to make the T.F.T. circuit is firstly introduced into a deposition chamber. Four successive deposits are made, without contact with the outside atmosphere:

1. Deposit of the thick insulating layer 2

To protect the circuit from the impurities which may be contained in the substrate, a thick insulating layer 2 is firstly deposited, after degassing. This layer will serve as barrier for the alkaline ions which might diffuse in the semiconductor and deteriorate it. A layer of alumina 15 deposited by evaporation of sapphire employing an electron gun may for example be used.

2. Deposit of the semiconductor film 3

For this operation, the substrate is taken to as high a 20 temperature as possible (generally a little below 500° C. if the substrate is made of glass). In the example described here, the semiconductor is cadmium selenide—CdSe—deposited by evaporation in vacuo. The temperature of the substrate is maintained at 400° C. 25 during the deposition.

3. Deposit of the thin insulating layer 4

The grid insulator is then deposited. The power of modulation of the grid depends on its dielectric qualities. Its thickness will determine the breakdown voltage of the transistor. In the example described here, a thin layer of alumina, prepared as in 1, is used.

4. Deposit of the grid metal 5

Molybdenum evaporated with an electron gun may be used.

At this stage, the deposits may undergo an appropriate thermal treatment: annealing in vacuo or in a special atmosphere.

After it has been removed from the deposition chamber, the substrate, on which the four primary layers have just been deposited, is then subjected to the operations of photoetching and ancillary deposits appropriate for the second phase.

Photoetching consists in using a photosensitive resin, sensitized to ultra-violet light, through a photographic mask reproducing the desired pattern. After development and hardening of the resin, the exposed parts are eliminated by chemical etching. After etching, the protective layer of resin may easily be removed by dissolution in a suitable solvent.

This technique is currently used in the manufacture of integrated circuits and transistors, but, in the present case, the steps of the process of manufacture are different and original. They are illustrated in FIG. 2, which shows eight sections a, b, c, d, e, f, g, and h, corresponding to the following eight phases:

- (a) Photoetching of the metal layer 5 and the insulating layer 4 with the aid of a first mask. This first photoetching makes windows 6 and 7 on the semiconductor and defines the grids 8 of the T.F.T.s. In the example described here, the molybdenum and alumina not protected by the resin are selectively attacked by immersion in acid solutions.
- (b) Deposit of a diffusing metal 10 and diffusion thereof by annealing. This diffusion renders the parts 11 and 12 of the semiconductor 3 defined in (a) conducting;

the diffusing metal may be aluminum or chromium, and may diffuse towards 400° C.

- (c) Elimination of the excess metal by chemical attack, which must be selective, since it must leave the grid metal 5 intact.
- (d) With the aid of a second mask, photoetching of the semiconductor layer in order to create windows 14 and 15 which insulate the components on the substrate. In the example taken, the cadmium selenide may be eliminated by a solution of bromine-ethanol.
- (e) Deposit of a thick insulator 16, different from insulators 1 and 4. This may, for example, be SiO₂.
- (f) With the aid of a third mask and a selective chemical attack, opening of windows 18, 19 and 20 in the thick insulator, in order to be able to make contacts on the grid 8, source 11 and drain 12 of each transistor.
- (g) Deposit of a layer 21 of contact metal. This metal may, for example, be aluminum.
- (h) With the aid of a fourth mask, photoetching of the contacts. Contact 23 of the grid, 24 of the source and 25 of the drain are then obtained.

The process of manufacture which has just been described, by the advantages that it procures, extends the field of application of the T.F.T. The possibility of making circuits of large dimensions (the limit is imposed by the homogeneity of the deposits and the capacity of the mask aligner, but the production of circuits of several square decimeters may be envisaged) enables circuits to be designed for controlling flat screens, directly on the support of the screen, this solving the problems of connection. The high resolution of the photoetching allows the production of complex circuits (shift register, memories, multiplexing circuits, etc.) and makes it possible to make circuits associated with display matrices or teleprinter heads (read-out/restitution).

A process for making a restitution head for a teleprinter will be described by way of example.

It will be recalled that the electrosensitive paper which may be used in teleprinting may be classified in two families, the first grouping electrothermosensitive and metallized papers, and second grouping the electrolytic and electrocatalytic ones.

At the present time, only slow teleprinters (employing stylet) or alphanumerical printers are known for the first family; for the second family, no marketed apparatus exists.

To obtain a rapid teleprinter, of the same type as those which use (or which will use) heat-sensitive paper, a restitution head with multiple electrodes disposed in the form of a comb must be produced so that the mechanical displacements of the head are eliminated. There is then a problem of connection due to the very large number of connecting wires emerging from the head and the high definition of the electrodes, hence the necessity of multiplexing the latter. According to a known art, this multiplexing is obtained by associating a diode with each electrode.

Now, if, instead of heat-sensitive paper, an electrosensitive paper is used having a conducting base, the multiplexing circuits with diodes become unsuitable. It is no longer a diode which must be associated with each electrode, but a transistor, this considerably increasing the problems of connection.

It is an object of the present invention to solve this problem. To this end, the process used is characterized in that:

a row of electrodes $(E_1, E_2...)$ and two families of metal multiplexing channels $(X_1, X_2...$ and $Y_1, Y_2...$

) parallel to one another and to said row, are deposited on an insulating substrate;

four primary layers, insulating, semiconducting, insulating and metallic, respectively, are deposited on this substrate by the operations of the first phase mentioned 5 hereinbefore:

the operations of the second phase, are then effected, the photoetching operations being carried out so as to leave zones constituted by said four layers, these zones being disposed on the one hand opposite each electrode 10 at the desired site for control transistors (zones P_1 , P_2 ...) and on the other hand at crossing sites located on the two families of metal channels on a level with the electrodes (zones Q_1 , Q_2 ... on the first family and R_1 , R_2 ... on the second);

the operations in accordance with those described hereinabove are carried out on zones $P_1, P_2...$ to obtain at each site a T.F.T., or $T_1, T_2...$

during the operations of depositing the layer of contact metal of the T.F.T.s and of photoetching this 20 layer, metal connecting channels are produced, connecting, for each T.F.T., the grid to one of the multiplexing channels of one of the families, the source to one of the channels of the other family and the drain to the electrode disposed opposite this T.F.T.

The restitution head shown in FIGS. 3 and 4, in two slightly different embodiments, comprises read-in electrodes $E_1, E_2 \ldots$ connected to transistors $T_1, T_2 \ldots$ of T.F.T. type. Each of these transistors comprises a grid G, a source S and a drain D. The control circuit of these 30 transistors comprises two families of metal channels the first formed by channels $X_1, X_2 \ldots$ and the second of channels $Y_1, Y_2 \ldots$ In the variant of FIG. 3, the channels $X_1, X_2 \ldots$ are connected to the grids of the T.F.T.s and the channels $Y_1, Y_2 \ldots$ to the sources of said 35 T.F.T.s. In the variant of FIG. 4, the channels $X_1, X_2 \ldots$ are connected to the sources of the T.F.T.s and the channels $Y_1, Y_2 \ldots$ to the grids of said T.F.T.s.

The principle of functioning of these two variants of a restitution head is summarized in the two Tables I and 40 II hereinafter, in which a "1" indicates the application of a control voltage to a channel and a "0" the absence of such a voltage. In these Tables, only a few electrodes are shown in the first column, the others being controlled in accordance with the same principle.

FIGS. 5a to 5c illustrate different steps of the process for manufacturing a restitution head according to the variant of FIG. 3.

Electrodes E_1 , E_2 ... and metal multiplexing channels X_1 , X_2 ... and Y_1 , Y_2 , Y_3 ... are deposited on an insulating substrate 10 (for example made of glass). This deposit may be effected by evaporation in vacuo using an electron gun. The material to be evaporated is, for example, gold deposited on a chromium adhering layer. The shape of the electrodes and channels is obtained by 55 photoetching. The substrate then has the appearance of FIG. 5a where the dimensions and proportions have not been respected in order to render the drawing clearer. The contact studs and supply circuits have not been shown.

Four consecutive deposits (insulator/semiconductor/insulator/metal) are then made on the whole substrate of FIG. 5a, in accordance with the technique described hereinbove.

A first photoetching of these layers is carried out so 65 as to leave zones P_1 , P_2 , P_3 ... at the site of the future T.F.T.s and zones Q_1 , Q_2 , Q_3 ... on channels X_1 , X_2 .. level with the electrodes, and finally, zones R_1 , R_2 , R_3

... on channels $Y_1, Y_2...$ at the site of the future crossings on the multiplexing channels (FIG. 5b).

Transistors T_1 , T_2 , T_3 ... are then made at the site of zones P_1 , P_2 , P_3 ..., in accordance with the operations described hereinbefore (FIG. 5c).

In FIG. 6, a transistor T is shown in plan view (a) and in section along bb' and along cc' (b and c respectively). The references used in this Figure are those of FIG. 1: substrate 1, first insulating layer 2, semiconductor layer 3, second insulating layer 4, grid contact 23, source contact 24, and drain contact 25.

The crossing zones $Q_1,\,Q_2\ldots$ and $R_1,\,R_2\ldots$ are intended to avoid the electrical contacts between the vertical connections and the horizontal multiplexing channels. Of course, these channels do not exist at the site where a multiplexing channel must be connected to a vertical connection. A crossing zone comprises, in accordance with FIG. 7, on one of the conducting channels X or Y deposited on the substrate, three of the four layers deposited during the first phase, namely an insulating layer 2, a semiconductor layer 3 and an insulating layer 4. The upper metal layer 5 of the zones is eliminated at the moment of photoetching of the grid of the T.F.T.s. This therefore does not involve any additional operation. Of course, the semiconducting properties of the layer 3 play no role in this insulation structure.

The crossing zones advantageously have dimensions which slightly exceed the dimensions of the conducting channels which they are to insulate.

The connections between the transistors, the restitution electrodes and the appropriate control channels are obtained by deposits of metal layers made during the deposit of the metal layer intended for producing the contacts of the T.F.T.s (reference 21 in FIG. 2g) The final result is illustrated in FIG. 5c.

Thus, apart from the prior deposit of the multiplexing channels, the process for manufacturing the control circuit according to the ivention merely uses operations necessary for obtaining T.F.T.s and therefore does not involve any additional operation.

TABLE I

	Control					
 Electrodes	\mathbf{x}_1	X_2	\mathbf{Y}_{1}	Y_2	\mathbf{Y}_3	Y4
E ₁	1	0	0	1	1	1
E ₂ E ₅ E ₆	1	0	1	0	1	1
\mathbf{E}_{5}	0	1	0	1	1	1
\mathbf{E}_{6}	0	1	1	0	1	1

TABLE II

		Control						
	Electrodes	\mathbf{x}_{1}	X_2	Yı	Y ₂	Y3	Y4	
5	E ₁	0	1	i	0	0	0	_
	\mathbf{E}_2	0	1	0	1	0	0	
	E ₅	1	0	1	0	0	0	
_	E ₆	1	. 0	0	1	0	0	

What is claimed is:

- 1. In a process for making thin film transistors on an amorphous substrate, the steps;
 - (A) in a first phase: of introducing the substrate in a deposition chamber, making on all this substrate, without contact with the outside atmosphere, a uniform deposit of four successive primary layers; a first layer of protective insulating material, a second layer of semiconductor material, a third

layer of insulating material, of smaller thickness than the first layer, and finally a fourth layer of a metal,

- (B) and, in a second phase,
 - of withdrawing the substrate coated with these four layers from the deposition chamber, by a first photoetching operation through a first mask, two openings for each transistor are opened through the fourth layer of metal and the third layer of insulator, the metal part remaining between these two openings constituting the grid of the transistor, and
 - a layer of diffusing metal is deposited on the whole of the substrate, then, by selective chemical attack, this second metal is eliminated, this leaving, in the semiconductor, two conducting zones, one constituting the drain and the other the source of the transistor.
- 2. The process of claim 1, wherein, with the aid of a second mask, a photoetching is then effected of the semiconductor in order to separate the transistors from one another.
- 3. The process of claim 2, wherein a deposit of a thick 25 insulator different from the insulator used for the first and the third layer is then made on the whole substrate, after which, with the aid of a third mask, a window is opened in this thick insulator opposite the grid, the drain and the source.
- 4. The process of claim 3, wherein a deposit is then made of a layer of contact metal on the whole substrate after which, with the aid of a fourth mask, this layer is photoetched in order to obtain a grid contact, a drain 35 contact and a source contact.
- 5. A process for making a restitution head of a teleprinter comprising a row of electrodes connected to a multiplexed control circuit, comprising the steps of:

depositing on an insulating substrate a row of electrodes and two families of metal multiplexing channels parallel to one another and to said row,

making on all this substrate, without contact with the outside atmosphere, a uniform deposit of four successive primary layers; a first layer of protective insulating material, a second layer of semiconductor material, a third layer of insulating material, of smaller thickness than the first layer, and finally a fourth layer of a metal,

carrying out a photoetching operation being so as to leave zones constituted by said four layers, these zones being disposed on the one hand opposite each electrode at the desired site for control resistors and on the other hand at crossing sites located on the two families of metal channels on a level with the electrodes,

carrying out on said zones operations to obtain at each site a thin film transistor, these operations consisting in a first photoetching operation through a first mask, two openings for each transistor being opened through the fourth layer of metal and the third layer of insulator, the metal part remaining between these two openings constituting the grid of the transistor and in depositing a layer of diffusing metal on the whole of the substrate, then in selective chemical attacking of this metal for eliminating it, this leaving, in the semiconductor, two conducting zones, one constituting the drain and the other the source of the transistor, and

during the operations of depositing the layer diffusing metal layer of the thin film transistors, and of photoetching this layer, producing metal connecting channels connecting, for each transistor, the gate to one of the multiplexing channels of one of the families, the source to one of the channels of the other family and the drain to the electrode disposed opposite this transistor.

45

40

50

55

60

65

EXHIBIT A-6

MODULAR SERIES ON SOLID STATE DEVICES

Gerold W. Neudeck and Robert F. Pierret, Editors

Volume V

Introduction to Microelectronic **Fabrication**

Second Edition

Richard C. Jaeger

Auburn University



Prentice Hall Upper Saddle River, New Jersey 07458 $Library\ of\ Congress\ Cataloging\mbox{-}in\mbox{-}Publication\ Data$

Jaeger, Richard C.

Introduction to microelectronic fabrication / Richard C. Jaeger-2nd Edition

p. cm.

(Modular series on solid state devices; v. 5)

Includes bibliographical references and index.

ISBN 0-201-44494-7

1. Integrated circuits—Very large scale integration—Design and

construction—Congresses. I. Title. II. Series.

CIP Data available.

Vice President and Editorial Director, ECS: Marcia J. Horton

Publisher: Tom Robbins

Associate Editor: Alice Dworkin

Editorial Assistant: Jody McDonnell

Vice President and Director of Production and Manufacturing, ESM: David W. Riccardi

Executive Managing Editor: Vince O'Brien

Managing Editor: David A. George

Production Editor: Irwin Zucker

Director of Creative Services: Paul Belfanti

Manager of Electronic Composition and Digital Content: Jim Sullivan

Electronic Composition: William Johnson

Creative Director: Carole Anson

Art Director: Jayne Conte

Art Editor: Gregory Dulles

Manufacturing Manager: Trudy Pisciotti Manufacturing Buyer: Lisa McDowell

Marketing Manager: Holly Stark
Marketing Assistant: Karen Moon



© 2002, 1998 by Prentice Hall Published by Prentice-Hall, Inc. Upper Saddle River, New Jersey 07458

All rights reserved. No part of this book may he reproduced in any format or by any means, without permission in writing from the publisher

The author and publisher of this book have used their best efforts in preparing this book. These efforts include the development, research, and testing of the theories and programs to determine their effectiveness. The author and publisher make no warranty of any kind, expressed or implied, with regard to these programs or the documentation contained in this book. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising out of, the furnishing, performance, or use of these programs.

Printed in the United States of America

10987654321

ISBN 0-201-44494-7

Pearson Education Ltd., London

Pearson Education Australia Pty. Ltd, Sydney

Pearson Education Singapore, Pte. Ltd.

Pearson Education North Asia Ltd., Hong Kong

Pearson Education Canada Inc., Toronto

Pearson Educaíon de Mexico, S.A. de C.V.

Pearson Education-Japan, Tokyo

Pearson Education Malaysia, Pte. Ltd.

1.2 An Overview of Monolithic Fabrication Processes and Structures

use of the metric system. Today, most of the dimensions are specified using the metric system, although Imperial units are occasionally still used. Throughout the rest of this book, we will attempt to make consistent use of metric units.

1.2 AN OVERVIEW OF MONOLITHIC FABRICATION PROCESSES AND STRUCTURES

Monolithic IC fabrication can be illustrated by studying the basic cross sections of MOS and bipolar transistors in Figs. 1.4 (on page 7) and 1.5 (on page 8). The *n*-channel MOS transistor is formed in a *p*-type substrate. Source/drain regions are formed by selectively converting shallow regions at the surface to *n*-type material. Thin and thick silicon-dioxide regions on the surface form the gate insulator of the transistor and serve to isolate one device from another. A thin film of polysilicon is used to form the gate of the transistor, and a metal such as aluminum is used to make contact to the source and drain. Interconnections between devices can be made using the diffusions and the layers of polysilicon and metal.

The bipolar transistor in Fig. 1.5 has alternating n- and p-type regions selectively fabricated on a p-type substrate. Silicon dioxide is again used as an insulator, and aluminum is used to make electrical contact to the emitter, base, and collector of the transistor.

Both the MOS and bipolar structures are fabricated through the repeated application of a number of basic processing steps:

- Oxidation
- Photolithography
- Etching
- Diffusion
- Evaporation or sputtering
- Chemical vapor deposition (CVD)
- Ion implantation
- Epitaxy
- Annealing

Silicon dioxide can be formed by heating a silicon wafer to a high temperature (1000 to 1200 °C) in the presence of oxygen. This process is called *oxidation*. Metal films can be deposited through evaporation by heating the metal to its melting point in a vacuum. Thin films of silicon nitride, silicon dioxide, polysilicon, and metals can all be formed through a process known as *chemical vapor deposition* (CVD), in which the material is deposited out of a gaseous mixture onto the surface of the wafer. Metals and insulators may also be deposited by a process called *sputtering*.

Shallow n- and p-type layers are formed by high-temperature (1000 to 1200 °C) diffusion of donor or acceptor impurities into silicon or by ion implantation, in which the wafer is bombarded with high-energy donor or acceptor ions generated in a high-voltage particle accelerator.

In order to build devices and circuits, the n- and p-type regions must be formed selectively in the surface of the wafer. Silicon dioxide, silicon nitride, polysilicon, photo resist, and other materials can all be used to mask areas of the wafer surface to prevent

An Overview of Microelectronic Fabrication





FIGURE 1.3 Feature size used in fabrication of dynamic memory as a function of time.

Selected Projections						
Year of First Product Shipment	2001	2003	2005	2008	2011	2014
DRAM Metal Line Half-Pitch (nm)	150	120	100	70	50	. 35
Microprocessor Gate Widths (nm)	100	80	65	45	30	20
DRAM (G-bits/chip)	2.2	4.3	8.6	24	68	190
Microprocessor (M-transistors/chip)	48	95	190	540	1500	4300
DRAM Chip Area: Year of Introduction (mm ²)	400	480	526	600	690	790
DRAM Chip Area: Production (mm ²)	130	160	170	200	230	260
MPU Chip Size at Introduction (mm ²)	340	370	400	470	540	620
MPU Chip Area: Second "shrink" (mm²)	180	210	230	270	310	350
Wafer Size (mm)	300	300	300	450	450	450

1.3 Metal-Oxide-Semiconductor (MOS) Processes



p-type substrate




FIGURE 1.4

The basic structure of an *n*-channel metal-oxide-semiconductor (NMOS) transistor structure. (a) The vertical cross section through the transistor; (b) a composite top view of the masks used to fabricate the transistor in (a). The transistor uses heavily doped polysilicon as the gate "metal."

penetration of impurities during ion implantation or diffusion. Windows are cut in the masking material by etching with acids or in a plasma. Window patterns are transferred to the wafer surface from a mask through the use of optical techniques. The masks are also produced using photographic reduction techniques.


Photolithography includes the overall process of mask fabrication, as well as the process of transferring patterns from the masks to the surface of the wafer. The photolithographic process is critical to the production of integrated circuits, and the number of mask steps is often used as a measure of complexity when comparing fabrication processes.

1.3 METAL-OXIDE-SEMICONDUCTOR (MOS) PROCESSES

1.3.1 Basic NMOS Process

A possible process flow for a basic *n*-channel MOS process (NMOS) is shown in Fig. 1.6 on page 9 and Fig. 1.7 on page 10. The starting wafer is first oxidized to form a thin-pad oxide layer of silicon dioxide (SiO₂) that protects the silicon surface. Silicon nitride is then deposited by a low-pressure chemical vapor deposition (LPCVD) process. Mask #1 defines the active transistor areas. The nitride/oxide sandwich is etched away

8 Chapter 1 An Overview of Microelectronic Fabrication






FIGURE 1.5

The basic structure of a junction-isolated bipolar transistor. (a) The vertical cross section through the transistor; (b) a composite top view of the masks used to fabricate the transistor in (a).

everywhere except where transistors are to be formed. A boron implantation is performed and followed by an oxidation step. The nitride serves as both an implantation mask and an oxidation mask. After the nitride and thin oxide padding layers are removed, a new thin layer of oxide is grown to serve as the gate oxide for the MOS transistors. Following gate-oxide growth, a boron implantation is commonly used to adjust the threshold voltage to the desired value.

Polysilicon is deposited over the complete wafer using a CVD process. The second mask defines the polysilicon gate region of the transistor. Polysilicon is etched away everywhere except over the gate regions and the areas used for interconnection. Next, the source/drain regions are implanted through the thin oxide regions. The implanted impurity may be driven in deeper with a high-temperature diffusion step. More oxide is deposited on the surface, and contact openings are defined by the third mask step. Metal is deposited over the wafer surface by evaporation or sputtering. The fourth mask step is used to define the interconnection pattern that will be etched in the metal. A passivation layer of phosphosilicate glass or silicon nitride (not shown in Fig. 1.6) is deposited on the wafer surface, and the final mask (#5) is used to define windows so that bonding wires can be attached to pads on the periphery of the IC die.

1.3 Metal-Oxide-Semiconductor (MOS) Processes Cross-section view //////////Silicon nitride/////// Top view of masks p-type silicon (a) Boron implant p (b) Polysilicon SiO₂ SiO_2 p (c) Phosphorus or arsenic SiO₂ FIGURE 1.6 (d) Process sequence for a semirecessed CVD oxide NMOS process. (a) Silicon wafer SiO_2 covered with silicon nitride over a thin padding layer of silicon dioxide; SiO₂ (b) etched wafer after first mask step. A boron implant is used to help conр trol field oxide threshold; (c) structure following oxidation, nitride removal, (e) and polysilicon deposition; (d) wafer after second mask step and etching of polysilicon; (e) the third mask has \boxtimes \boxtimes SiO_2 SiO₂ been used to open contact windows following silicon dioxide deposition; (f) final structure following metal deposition and patterning with fourth

This simple process requires five mask steps. Note that these mask steps use subtractive processes. The entire surface of the wafer is first coated with a desired material, and then most of the material is removed by wet chemical or dry plasma etching.

mask.

1.3.2 Basic Complementary MOS (CMOS) Process

(f)

Figure 1.8 shows the mask sequence for a basic complementary MOS (CMOS) process. One new mask, beyond that of the NMOS process, is used to define the "n-well," or "n-tub," which serves as the substrate for the p-channel devices. A second new mask step is used to define the source/drain regions of the p-channel transistors.

10 Chapter 1 An Overview of Microelectronic Fabrication




FIGURE 1.7
Basic NMOS process flowchart.

Additional masks may be used to adjust the threshold voltage of the MOS transistors and are very common in state-of-the-art NMOS and CMOS processes.


Older CMOS processes use a *p*-well instead of an *n*-well. Twin-well processes have also been developed recently. Both a *p*-well and an *n*-well are formed in a lightly doped substrate, and the *n*- and *p*-channel devices can each be optimized for highest performance. Twin-well very large-scale integration (VLSI) processes use lightly doped layers grown on heavily doped substrates to suppress a CMOS failure mode called *latchup*.


1.4 BASIC BIPOLAR PROCESSING

Basic bipolar fabrication is somewhat more complex than single-channel MOS processing, as indicated in Figs. 1.9 on page 12 and 1.10 on page 13. A *p*-type silicon wafer is oxidized, and the first mask is used to define a diffused region called the *buried layer*, or *subcollector*. This diffusion is used to reduce the collector resistance of the bipolar transistor. Following the buried-layer diffusion, a process called *epitaxy* is used to grow single-crystal *n*-type silicon on top of the silicon wafer. The epitaxial growth process results in a high-

11

1.4 Basic Bipolar Processing





(f)

FIGURE 1.8

Cross-sectional views at major steps in a basic CMOS process. (a) Following *n*-well diffusion, (b) following selective oxidation, and (c) following gate oxidation and polysilicon gate definition; (d) NMOS source/drain implantation; (e) PMOS source/drain implantation; (f) structure following contact and metal mask steps.

quality silicon layer with the same crystal structure as the original silicon wafer. An oxide layer is then grown on the wafer. Mask two is used to open windows for a deep p-diffusion, which is used to isolate one bipolar transistor from another. Another oxidation follows the isolation diffusion. Mask three opens windows in the oxide for the p-type base diffusion. The wafer is usually oxidized during the base diffusion, and mask four is used to open windows for the emitter diffusion. The same diffusion step places an n^+ region under the collector contact to ensure that a good ohmic contact will be formed during subsequent metallization. Masks five, six, and seven are used to open contact windows, pattern the metallization layer, and open windows in the passivation layer just as in the NMOS process described in Section 1.3. Thus, the basic bipolar process requires seven mask levels compared with five for the basic NMOS process.

After the MOS or bipolar process is completed, each die on the wafer is tested, and bad dice are marked with ink. The wafer is then sawed apart. Good dice are mounted in various packages for final testing and subsequent sale or use.

12 Chapter 1 An Overview of Microelectronic Fabrication




FIGURE 1.9

Cross-sectional view of the major steps in a basic bipolar process.

(a) Wafer with silicon dioxide layer;
(b) following buried-layer diffusion using first mask, and subsequent epitaxial layer growth and oxidation; (c) following deep-isolation diffusion using second mask; (d) following boron-base diffusion using third mask; (e) fourth mask defines emitter and collector contact regions; (f) final structure following contact and metal mask steps.

1.5 SAFETY

In the course of IC fabrication processes described throughout the rest of this text, we shall encounter a wide variety of acids, highly corrosive bases, organic and inorganic solvents, and materials with carcinogenic properties, as well as extremely toxic gases, and this represents a good opportunity to stress the need to exercise a high degree of caution before proceeding with any semiconductor processing. Because of the dangers, most laboratories require individuals to pass a safety test before they are permitted to work in the laboratory.

CHAPTER 2

Lithography

In order to produce an integrated circuit, thin films of various materials are used as barriers to the diffusion or implantation of impurity atoms or as insulators between conductive materials and the silicon substrate. Holes, or windows, are cut through this barrier material wherever impurity penetration or contact is desired.

Masks contain the patterns of windows that are transferred to the surface of the silicon wafer using a process called *photolithography*. Photolithography makes use of a highly refined version of the photoengraving process. The patterns are first transferred from the mask to a light-sensitive material called *photoresist*. Chemical or plasma etching is then used to transfer the pattern from the photoresist to the barrier material on the surface of the wafer. Each mask step requires successful completion of numerous processing steps, and the complexity of an IC process is often measured by the number of photographic masks used during fabrication. This chapter will explore the lithographic process, including mask fabrication, photoresist processes, and etching.

2.1 THE PHOTOLITHOGRAPHIC PROCESS

Photolithography encompasses all the steps involved in transferring a pattern from a mask to the surface of the silicon wafer. The various steps of the basic photolithographic process given in Figs. 2.1 and 2.2 will each be discussed in detail next.

Ultraclean conditions must be maintained during the lithography process. Any dust particles on the original substrate or that fall on the substrate during processing can result in defects in the final resist coating. Even if defects occur in only 10% of the chip sites at each mask step, fewer than 50% of the chips will be functional after a seven-mask process is completed. Vertical laminar-flow hoods in clean rooms are used to prevent particulate contamination throughout the fabrication process. Clean rooms use filtration to remove particles from the air and are rated by the maximum number of particles per cubic foot or cubic meter of air, as shown in Table 2.1. Clean rooms have evolved from Class 100 to the Class 1 facilities now being used for VLSI/ULSI processing. For comparison, each cubic foot of ordinary room air has several million dust particles exceeding a size of 0.5 μ m.






FIGURE 2.1 Steps of the photolithographic process.

TABLE 2.1 Ratings by Class of Effectiveness of Filtration in Clean Rooms

Class	Number of 0.5- μ m particles per ft ³ (m ³)	Number of 5- μ m particles per ft ³ (m ³)		
10,000	10,000 (350,000)	65 (23,000)		
1,000	1,000 (35,000)	6.5 (2,300)*		
100	100 (3,500)	0.65 (230)*		
10	10 (350)	0.065 (23)*		
1	1 (35)*	0.0065 (2.3)*		

^{*}It is very difficult to measure particulate counts below 10 per ft³.

19

2.1 The Photolithographic Process





FIGURE 2.2

Drawings of a wafer through the various steps of the photolithographic process. (a) Substrate covered with silicon dioxide barrier layer; (b) positive photoresist applied to the surface of the wafer; (c) mask in close proximity to the surface of the resist-covered wafer; (d) substrate following resist exposure and development; (e) substrate following etching of the silicon dioxide layer; (f) oxide barrier on wafer surface after resist removal; (g) view of substrate with silicon dioxide pattern on the surface.

2.1.1 Wafer and Wafer Cleaning

IC fabrication starts with n- or p-type silicon wafers supplied with a specified resistivity. The wafers range in thickness from 250 to 500 μ m. Two-hundred-mm (eight-inch)

Page 15 of 39




on the wafer. Manual operation of alignment and exposure equipment was used in early fabrication systems. However, VLSI/ULSI designs require extremely small geometrical features (minimum line width or space) and tight alignment tolerances. For example, $100 \text{ nm} (0.1 \mu\text{m})$ lithography will require a worst-case alignment error of 35 nm (mean $+3\sigma$), and computer-controlled alignment systems are required to achieve these required levels of alignment precision.

With basic manual alignment equipment, the wafer is held on a vacuum chuck and carefully moved into position below the mask using an adjustable x-y stage. The mask is spaced 25 to 125 μ m above the surface of the wafer during alignment. If contact printing is being used, the mask is brought into contact with the wafer after alignment.

Alignment marks are introduced on each mask and transferred to the wafer as part of the IC pattern. The marks are used to align each new mask level to one of the previous levels. A sample set of alignment marks is shown in Fig. 2.5. For certain mask levels, the cross on the mask is placed in a box on the wafer. For other mask levels, the box on the mask is placed over a cross on the wafer. The choice depends on the type of resist used during a given photolithographic step. Split-field optics are used to simultaneously align two well-separated areas of the wafer.

2.1.6 Photoresist Exposure and Development

Following alignment, the photoresist is exposed through the mask with high-intensity ultraviolet light. Resist is exposed wherever silicon dioxide is to be removed. The photoresist is developed with a process very similar to that used for developing ordinary photographic film, using a developer supplied by the photoresist manufacturer. Any resist that has been exposed to ultraviolet light is washed away, leaving bare silicon dioxide in the exposed areas of Fig. 2.6(d). A photoresist acting in the manner just described is called a *positive resist*, and the mask contains a copy of the pattern that will remain on the surface of the wafer. Windows are opened wherever the exposing light passes through the mask.



Negative photoresists can also be used. A negative resist remains on the surface wherever it is exposed. Figure 2.6 shows simple examples of the patterns transferred to a silicon dioxide barrier layer using positive and negative photoresists with the same mask. Negative resists were widely used in early IC processing. However, positive resist yields better process control in small-geometry structures and is now the main type of resist used in VLSI processes.

EXHIBIT A-7



'S

Ninth New Collegiate Dictionary

a Merriam-Webster

MERRIAM-WEBSTER INC., Publishers Springfield, Massachusetts, U.S.A.

Copyright © 1984 by Merriam-Webster Inc.

Philippines Copyright 1984 by Merriam-Webster Inc.

Library of Congress Cataloging in Publication Data Main entry under title:

Webster's ninth new collegiate dictionary.

Based on Webster's third new international dictionary.

Includes index.

 English language—Dictionaries. I. Merriam-Webster Inc.

PE1628.W5638 1984 ISBN 0-87779-508-8

ISBN 0-87779-509-6 (indexed)

ISBN 0-87779-510-X (deluxe)

Webster's Ninth New Collegiate Dictionary principal copyright 1983

COLLEGIATE trademark Reg. U.S. Pat. Off.

All rights reserved. No part of this work covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, taping, or information storage and retrieval systems—without written permission of the publisher. 83-19499

Made in the United States of America

8RMcN84

remotely • rennin 3 a: to give in return or retribution b (1): GIVE BACK, RESTORE (2): REFLECT, ECHO c: to give in acknowledgment of dependence or obligation: PAY d: to do (a service) for another \$\phi\$ a (1): to cause to be or become: MAKE (enough rainfall... to \$\phi\$ ritigation unnecessary \$\to\$. P. Dames\(\sigma \) a person helpless\(2\): 18\(\text{PART} \) b (1): to reproduce of represent by artistic or verbal means: 19\(\text{PEPICT} \) (2): to give a person helpless\(\text{Q} \) is to produce a copy or version of (the documents are \$\sigma d\$\) in the original French\(\text{Q} \); to execute the motions of (\$\sigma a\$ as abute\(\text{Q} : \text{TRANSLATE 5: to direct the execution of: Administer (\$\sigma \) justice\(\text{S} : \text{to another the execution of: Administer (\$\sigma \) justice\(\text{S} : \text{to another able } \) d(\$\sigma \); to give recompense \$\sigma \text{render able } \(\sigma \).

salute) c: TRANSLATE 5: to direct the execution of: Administra (~ justice) 6: to apply a coast of plaster or cernent directly to ~ w; to give recompense — readerable _d(e)-ro-bol_adj — renderer _dor-or_n a render n (1647): a return esp. in goods or services due from a feudal tenant to his lord a rendezvous _viii.-di._vii._dia-_n n, p! readezvous _vviii.\ JMF. ft. rendez vous present yourselves [1591] 1 a: a place appointed for assembling or meeting b: a place of popular resort: haunt 2: a meeting at an appointed place and time 3: the process of bringing two spacecraft together.

2 rendezvous \(\forall \) viiii.\(\forall \) vousing \(\forall \) viiii.\(\forall \) vousing \(\forall \) vousing

entirely renowied? REJUVENATE suggests the restoration of youthful vigor, Dowers, and appearance (the change in jobs rejuvenated her spirits) renewable \-\text{-Ny/iii-a-bil} adj (1727) 1: capable of being renewed (\contracts) 2: capable of being replaced by natural coological cycles or sound management practices — re-sewabil-ty \-\n(\text{ny/iii-a-bil-a-til

)3/ abut 19/ kitten, F table /3r/ further /a/ ash /3/ acc /3/ cot. cart

: OUT-OF-THE WAY, SECLUDED (a ~ cabin in the hills) 4: acting, acted on, or controlled indirectly or from a distance (~ computer operation); also: relating to the acquisition of information about a distant object (as by radar or photography) without coming into physical contact with it (~ sensing instruments) 5: not arising from a primary or proximate action 6: small in degree: SLIGHT (a ~ possibility) 7: distant in manner: ALOOF — remotely adv — remotences n respection (1/nd-hand) n (15c) 1: the quality or state of being remoted: 2: the act of removing: REMOVAL 3 abs: DEPARTURE remounts (1/nd-hand), with the remounten, partly fr. Ne + monitor to mount, partly fr. MF remoting: REMOVAL 3 abs: DEPARTURE remounts (1/nd-hand), with the remounten, partly fr. Ne + monitor to mount) w (15c) 1: to mount (something) again (~ a picture) 2: to furnish remounts to ~ vi 1: to mount again (? removed: 2: reverse removed: 1/nd-hand), with the act or process of removing: the fact of being removed. In (1597): the act or process of removing: the fact of being removed. In (1597): the act or process of removing: the fact of being removed. In (1597): the act or process of removing: the fact of being removed. In (1597): the act or process of removing: the fact of being removed. In (1597): the act or process of removing: the fact of being removed. In (1597): the act or process of removing: the fact of being removed. In (1597): the act or process of removing: the fact of being removed. In (1597): the act or process of removing: the fact of being removed. In (1597): the act or process of removed, fr. Of remover, fr. Thermover, fr. A. Thouse to movel (14c) 1 a: to change the location, position, station, or residence of (~ soldiers to the front) b: to transfer (a legal proceeding) from one coun to another 2: to move by lifting, pushing saide, or taking away or off (~ sibhnamate(~ a tumor surgically) ~ vi 1: to change fr. to get ind of Ellminarte(~ a tumor surgically) ~ vi 1: to change fr. to get ind of Ellminarte(~ a tumor surgically) ~ v

at MSS] (ca. 1892): the herd of horses from which those to be used for the day are chosen re-munerate Vri-myii-no-rikt Vr -st-ed; -st-ing [L remuneratus pp. of remunerate to recompense, ir. re. + munerate to give fir. muner-munus gift — more at MEAN] (1523) 1: to pay an equivalent for (their services were generously remunerated) 2: to pay an equivalent for (their services were generously remunerated) 2: to pay an equivalent of a service, loss, or expense: RECOMPENSE 878 ser PAY — re-munerate vriation \(\text{v-rist} \) \(\text{n-re-munerate} \) \(\text{re-munerate} \) \(\text{re-munera

Remus (re-mas) n [L]: a son of Mars slain by ms twin ordines from his re-hals-sance ven-a-san(t)s, -zan(t)s, -sans, -zans, chiefly Brit ri-nas-n(t)s) n, often attrib [F. fr. MF, rebirth, fr. renative to be born again, fr. L. renact, fr. re- nasct to be born — more at NATION] (1845) 1 cap = 1, the transitional movement in Europe between medieval and modern times beginning in the 14th century in Italy, lasting into the 17th century, and marked by a humanistic revival of classical influence expressed in a flowering of the arts and literature and by the beginnings of modern science b: the period of the Renaissance c: the next as a size style of architecture prevailing during the Renaissance 2 often again; a movement or period of vigorous artistic and intellectual activity 3: a ESIKTH. REVIVAL (1906); a person who has wide interests and is expert in several areas.

pert in several areas renal \(\text{renal} \) several areas \(\text{renal} \) renal \(\text{renal} \) relating to, involving, or located in the region of the kid-

(ca. 1656): relating to, involving, or located in the region of the kidneys; NEPHRITIC
renal clearance n (1948): CLEARANCE 3

Formascence (17-ms-'n(1)s, 'nās-'n often cap (1864): RENAISSANCE
Formascence (17-ms-'n(1)s, 'nās-'n often cap (1864): RENAISSANCE
Formascence (17-ms-'n)s-chap-'n vigor
rena-ture (17-n-18-chap-'n) renactured; re-ma-tur-lig (-nachla-h-n) [re- + -nature (as in denature)] (1926): to restore (as a denatured protein) to an original or normal condition — re-ma-tur-stion
(17-c., n-18-b)sn') ren-con-tre (18-n-18-b)sn')
ren-con-tre (18-n-18-b)sn')
rencon-tre (18-n-18-b)sn')
ren-con-tre (18-n-1

noshity, ir. re- + encontrer to encounter] archaic (1549): Ito meet casually rend \rend\ vb rent \rend\; rend\ing [ME renden, fr. OE rendon; akin to OFris rendo to teas. Skt randara hole] w (bef. 12c.) 1: to remove from place by violence: weeks 12: to spit or tear apart or in pieces by violence 3: to tear (the hair or clothing) as a sign of anger, grief, or despair 4 a: to lacerate mentally or emotionally b: to pierce with sound c: to divide (as a nation) into contesting factions ~ wi 1: to perform an act of tearing or splitting 2: to become torn or split syn sec TEAR

render ('ren-dar\ wb ren-dered; ren-der-ding \rangle -(de-)tin\ [ME render, fr. MF render to give back, yield, fr. (assumed) VL rendere, alter, of L reddere, partly fr. re- + dare to give & partly fr. re- + dere to put—more at DATE Do) w (14c) 1 a: to melt down: extract by melting (~ lard) b: to treat so as to convert into industrial fats and oils or fertilizer 2 a: to transmit to another: DeLIVER b: (GIVE UP. FIELD c: to furnish for consideration, approval, or information: as (1): to hand down (a legal judgment) (2): to agree on and report (a verdict)

io re-

bered sed in scious

ı) and is, pp.

TOLI :n (~ ng Z

to remand.

ething

s from

orp. of

AKE. rmally sing g [ML

EXHIBIT A-8

LIBRARY
IRELL & MANELLA
1800 AVENUE OF THE STARS, SUITE \$00
LOS ÂNGELES, CALIFORNIA 90097

Webster's Third New International Dictionary

OF THE ENGLISH LANGUAGE UNABRIDGED

a Merriam-Webster

Utilizing all the experience and resources of more than one hundred years of Merriam-Webster® dictionaries

EDITOR IN CHIEF

PHILIP BABCOCK GOVE, Ph.D.

AND

THE MERRIAM-WEBSTER EDITORIAL STAFF



MERRIAM-WEBSTER INC., Publishers

SPRINGFIELD, MASSACHUSETTS, U.S.A.



A GENUINE MERRIAM-WEBSTER

The name Webster alone is no guarantee of excellence. It is used by a number of publishers and may serve mainly to mislead an unwary buyer.

A Merriam-Webster® is the registered trademark you should look for when you consider the purchase of dictionaries or other fine reference books. It carries the reputation of a company that has been publishing since 1831 and is your assurance of quality and authority.



PHILIPPINES COPYRIGHT 1986 BY MERRIAM-WEBSTER INC.

WEBSTER'S THIRD NEW INTERNATIONAL DICTIONARY PRINCIPAL COPYRIGHT 1961

Library of Congress Cataloging in Publication Data Main entry under title:

Webster's third new international dictionary of the English language, unabridged.

Includes index.
1. English language—Dictionaries. I. Gove,
Philip Babcock, 1902—1972. II. Merriam-Webster Inc.
PE1625.W36 1986 423 85-31018
ISBN 0-87779-201-1 (blue Sturdite)
ISBN 0-87779-206-2 (imperial buckram)

All rights reserved. No part of this work covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, recording, taping, or information storage and retrieval systems—without written permission of the publisher.

MADE IN THE UNITED STATES OF AMERICA 41kp88

Excerpt, Page 1921

1re-move \rad muv, re'-\ vb [ME removen, remeven, fr. OF remouvoir, removoir, fr. L removere, fr. re- + movere to move — more at MOVE] vt 1: to change or shift the location, position, station, or residence of (as in order to reestablish) : SHIFT, TRANSFER — usu. used with to and specified place (~ the troops to the front $\langle \sim$ the family to the seashore; specif to transfer (a pending case) for original hearing or trial from one court to another in the same or another jurisdiction - compare REMOVAL OF CAUSES 2: to move by lifting, pushing aside, or taking away or off: put aside, apart, or elsewhere $\langle \sim s$ his hat in the house $\rangle \langle \sim a$ book from a shelf to examine it 3: to force (one) to leave a place or to go away: as a: to dismiss from office b: ASSASSINATE c: to take away by 4: to get rid of as though by moving: ERADICATE, ELIMINATE (~ the causes of poverty) ~ vi 1: to change location, station, or residence (~ from their town house to the country 2: to go away: DISAPPEAR, DEPART 3: to be capable of being removed (a bottle cap that $\sim s$ easily) syn see MOVE

2remove \"\ n -s 1 a : REMOVAL; specif : the transfer of one's business or of one's domestic belongings from one location or dwelling house to another: MOVE b archaic: the act of removing a horse's shoe to dress the hoof **c** Brit: a change of dishes during a meal d Brit: promotion of a pupil to the next form 2 a: a distance (as a space, time, or divergence of state) separating one person or thing from another : distance apart or away (at a short ~ upon the same platform was an officer —Ambrose Bierce \(\) degree distant (as in derivation or relationship): a grade or stage of separation from the immediate or direct: a step apart or away (such a popular song . . . simply repeats, at many $\sim s$, a motif of the conventional behavior of the courtly lover -R.A.Hall b.1911 \(\rangle\) a primary and intense experience , which men at best know only at second \sim -M.F.A. Montagu - compare firsthand (2): a degree of lineal consanguinity: a generation removed (only at one \sim from the villager —G.M.Trevelyan \ \(\text{the sixteen sire lines . . . of } \) these famous racehorses at the fourth \sim -Dennis Craig> 3 obs: ABSENCE 4: an intermediate form between two others in an English school

EXHIBIT A-9

THIN FILM PROCESSES

Edited by JOHN L. VOSSEN

WERNER KERN

RCA Laboratories David Sarnoff Research Center Princeton, New Jersey



ACADEMIC PRESS New York San Francisco London 1978 A Subsidiary of Harcourt Brace Jovanovich, Publishers

ア大 カトカ1.15 F5 ナチョ

COPYRIGHT © 1978, BY ACADEMIC PRESS, INC. ALL RIGHTS RESERVED.

NO PART OF THIS PUBLICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPY, RECORDING, OR ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM THE PUBLISHER.

ACADEMIC PRESS, INC.
111 Fifth Avenue, New York, New York 10003

United Kingdom Edition published by ACADEMIC PRESS, INC. (LONDON) LTD. 24/28 Oval Road, London NW1 7DX

Library of Congress Cataloging in Publication Data

Main entry under title:

Thin film processes.

Includes bibliographical references.

1. Thin films. I. Vossen, John L. II. Kern, Werner, Date

TK7871.15.F5T43 621.381'73 78-3348

ISBN 0-12-728250-5

PRINTED IN THE UNITED STATES OF AMERICA

V-1. CHEMICAL ETCHING

planes to etch at different rates. Various orientations of single-crystal substrates may thus etch very differently in a given etchant, and substrates of varying roughness may also exhibit large differences in etch rates.

Several additional specific factors affecting etching reactions in various types of materials will be noted in the discussions of insulators and semiconductors (Sections III.A and III.B, respectively).

C. Etching Techniques and Processes

The choice of the etching technique to be used for a given situation depends upon the material to be etched, the requirements of pattern generation, the necessary etching reagents, the etching processes involved, and other factors such as economic considerations.

1. Immersion Etching

The simplest technique is liquid chemical immersion or dip etching where the masked or unmasked object is submerged in the etch solution. Mechanical agitation is usually desirable as it improves the uniformity and control of the etching process by enhancing the exchange and mixing of spent etching solution at the solid surface with fresh solution. This also avoids local overheating in the case of exothermic reactions, thereby maintaining a uniform and controllable etching rate. Bubbles of gas (usually H₂) that may form as a reaction product can cling to the solid surface and inhibit uniform etching. The addition of a surface-active agent to the etch solution can prevent bubble accumulation. A sufficiently large ratio of etchant to material being etched should be employed to minimize reactant depletion and to maintain the reaction temperature and the rate of attack.

2. Spray Etching

Spray etching is useful for generating patterns in relatively thick films or substrates, especially if steep pattern walls are desired, since the impinging etch solution imparts a variable degree of directionality to the process. The etching rate is increased over that of immersion etching, and can be regulated by the amount of pressure applied and the size of the droplets. Good process control and uniformity can be attained because fresh etchant is rapidly and constantly supplied to the reaction site, while the reaction products are continuously removed. Spray etching lends itself to automation, and commercial etching machines are available for many specific applications.

405

406

WERNER KERN AND CHERYL A. DECKERT

3. Electrolytic Etching

Electrically conductive or semiconductive materials are frequently etched by application of external emf potentials. Electropolishing of metals and semiconductors is a good example of this technique. The rate and selectivity of etching can be controlled by the potential and/or the current density applied. Electrolytic etching is considerably more complicated than other techniques, but can yield results not otherwise attainable. Specific conditions will be described for various materials in the text and in the etching tables.

4. Gas-Phase Etching

High-temperature etching in the gas or vapor phase is generally used for chemically inert materials that cannot be etched readily in liquid reagents. A different application is for *in situ* etching of semiconductor substrates immediately prior to epitaxial film growth in the same reactor to avoid surface contamination that would result by other techniques.

5. Mechanical-Chemical Polishing

This technique is used in semiconductor wafer preparation when a relatively defect-free surface is required. The combination of slow liquid chemical surface etching with gentle mechanical abrasion to continuously remove products from the etching reaction can result in a high-quality surface polish if carefully optimized conditions are observed, as will be described in Section III.B.

6. Isotropic versus Anisotropic Processes

Isotropic or nonpreferential etching proceeds at an equal rate in all directions. Amorphous materials of uniform composition etch isotropically, whereas many crystalline materials etch both isotropically and anisotropically. Anisotropic or preferential etching depends on the crystallographic orientation of the material and on the etching reagent used. If polishing action is desired, isotropic etching conditions must be selected to achieve a structureless surface. If structural shaping is the objective, as in the formation of deep depressions having side walls of a specific taper angle, anisotropic conditions are required. Both liquid and gas-phase etching can be used for these two types of etching processes.

7. Selective Etching Processes

Selectivity refers to the differences in etch rate between different materials, or between compositional or structural variations of the same ma-

V-1. CHEMICAL ETCHING

407

terial. It is one of the most important factors in applied etching. Most technological etching processes must be controllably selective because the material to be etched is usually part of a structure that consists of several material components. Selectivity in etching is achieved by proper choice of etching technique and etchant composition within the constraints of the systems.

Various degrees of etching selectivity are desirable for particular purposes. For example, pattern etching of Si₃N₄ or Al₂O₃ films in hot H₃PO₄ using an etch-resistant deposited SiO₂ film as the etch mask illustrates a high degree of etching selectivity. On the other hand, controlled partial etching selectivity of dielectric layer composites is important in taper etching, where a desired edge contour can be attained on the basis of etch rate differences of the component layers. In this case, a faster etching dielectric "taper-control" layer is formed over the dielectric to be beveled [46]. Numerous other important applications of selective etching have been described [26, 27, 48, 49].

8. Fusion Techniques and Other Processes

Certain highly etch-resistant materials can be etched by treatment with molten salts (often caustics or borax) at high temperature. Several examples will be noted in Sections IV.B and IV.D.

Surface oxidation by thermal or anodic treatments, followed by chemical stripping of the oxide films formed, can also be considered an etching process. However, only the second step, the etching of the oxides, will be discussed here (Section III.A).

D. Pattern Delineation Etching for Thin Films

In many instances, etching processes are used to produce certain patterns in thin films. Selected portions of the film are masked by another thin film coating material which is unaffected by the etchant to be used for patterning. Etching is then carried out so as to remove all the film material in the unprotected regions. The protective coating film is then usually stripped, leaving the desired pattern in the underlying thin film.

Pattern etching is obviously a much more complex process than simple overall surface etching. In addition to selecting the etchant, choosing a masking material is of prime importance; good adhesion of this coating to the substrate, coating integrity, adequate resolution, and resistance to the etchant are the main considerations. Ease in patterning the mask coating is important; otherwise this procedure becomes an etching process itself, requiring yet another mask.

EXHIBIT A-10

United States Patent [19]

[11]

4,404,731

Poleshuk

3,872,359

4,132,586

4,145,459

3,914,127 10/1975

4,040,073 2/1977

1/1979

[45]

Sep. 20, 1983

[54]	METHOD OF FORMING A THIN FILM TRANSISTOR					
[75]	Inventor:	Michael Poleshuk, Webster, N.Y.				
[73]	Assignee:	Xerox Corporation, Stamford, Conn.				
[21]	Appl. No.:	307,463				
[22]	Filed:	Oct. 1, 1981				
[51] [52]	Int. Cl. ³ U.S. Cl					
[58]	Field of Sea	arch 29/571, 578, 591; 430/314, 319				
[56]	References Cited					
	U.S. PATENT DOCUMENTS					

3,442,647 5/1969 Klasens 430/319 X 3,481,031 12/1969 Klasens 29/571

3,669,661 6/1972 Page et al. 96/36.2

4,343,081 8/1982 Morin et al. 148/187 X

3/1975 Feuersanger 357/4

3/1979 Goel 427/88

Buss et al. 96/36

Luo 148/186 X

Schaible 156/643

OTHER PUBLICATIONS

"Effect of Ion Implantation on CdSe Thin Film Transistors", Shepherd et al. J. Vac. Sci. Technol., vol. 18, No. 3,-Apr. 1981-pp. 899-902.


"Effect of Thermal Annealing on Thin Film Transistors Processed by Photoengraving", Shepherd et al., J. Vac. Sci. Technol., vol. 17, No. 1,-Jan./Feb. 1980, pp. 485-488.

Primary Examiner-G. Ozaki Attorney, Agent, or Firm-Robert A. Chittum; John B.

[57] **ABSTRACT**


In the formation of a thin film device, integrity of the semiconductor-insulator and semiconductor-conductor interfaces is preserved by depositing layers of insulator, semiconductor, and conductor in successive sequence under continuous vacuum. In a preferred embodiment, the method minimizes contamination exposure of the critical interfaces between semiconductor and gate insulator and semiconductor and source-drain contacts of a thin film transistor.

14 Claims, 14 Drawing Figures



Sheet 1 of 3


4,404,731



U.S. Patent Sep. 20, 1983


Sheet 2 of 3


4,404,731




Sheet 3 of 3

4,404,731







METHOD OF FORMING A THIN FILM TRANSISTOR

BACKGROUND OF THE INVENTION

This invention broadly relates to a process for forming a device by selective deposition and patterning of thin film layers of insulative, semiconductive, and conductive materials. More particularly, the invention concerns an improved method of forming such a device 10 wherein thin film layers of insulator, semiconductor, and metal are deposited in successive sequence under continuous vacuum. The invention has particular utility in the photolithographic fabrication of thin film transistors and arrays thereof. In the fabrication of such de- 15 vices, single pump down formation of the semiconductor-gate insulator and semiconductor-source/drain contact interfaces minimizes the exposure of these critical interfaces to contamination during wet processing.

With increasing demand for high device density, 20 photolithographic processes have become increasingly popular as economical means for fabricating thin film transistors. Such techniques are particularly advantageous in the preparation of high density thin film transistor drivers for high resolution, large area displays, 25 such as those incorporating liquid crystal or electroluminescent media.

Conventional photolithographic techniques characteristically employ wet chemistry processes to selectively define patterned layers of conductive and insula- 30 tive materials. These wet processes include chemical polish etching for initial substrate preparation, structural, or pattern delineation, etching to create a relief structure geometry, and photoresist processing.

The electrical performance and the stability of sur- 35 face field effect transistors are critically dependent upon the quality of the semiconductor-insulator interface and upon the ohmic properties of source drain contacts to semiconductor interface. The quality of both interfaces can be impaired by impurity contamination arising from 40 exposure from each material (i.e., conductor, insulator, and semiconductor) surface to wet processing. Such contamination increases the densities of interface states and reduces conduction modulation. Incorporation of ionic species present in the chemical solution alters the 45 otherwise predictable threshold voltages. Charge transfer processes at interface states and field aided migration of mobile ionic species induces operational instabilities into the devices. Impurity related contact barriers degrade transconductance by limiting current and crowd- 50 ing transistor characteristics. These wet processing induced degradations create device characteristics problems such as non-reproducability from batch to batch and non-uniformity among devices within a single batch. These problems are particularly pernicious when 55 a large area transistor array is being fabricated for use in a display. In this context, the demands of high quality image resolution necessitates a high degree of uniformity among transistor characteristics and an extremely high yield of operable devices.

The present invention provides a process for overcoming the disadvantages which can arise from exposure of critical surfaces of the constituent layers of the thin film device to wet processing.

SUMMARY OF THE INVENTION

The present invention provides methods for preserving the integrity of the interfaces between layers of

semiconductor and insulator and semiconductor and conductor during formation of a thin film device. This is achieved by depositing the layers of insulator, semiconductor, and conductor in the desired sequence under continuous vacuum, i.e., in a single vacuum pump down operation. This technique effectively seals, or encapsulates, the damage (i.e., contamination or impurity) sensitive semiconductor so that subsequent wet processing steps do not adversely affect the electrical characteristics of the device by contaminating critical interfaces. As well, sequential deposition of these layers under vacuum affords protection of the semiconductor interfaces against degradation by air borne contaminants.

In accordance with one particularly advantageous embodiment, the invention minimizes contamination exposure of the critical interfaces between the semiconductor and gate and semiconductor and source and drain contacts of a thin film transistor. Exemplary of this method is a fabrication sequence utilizing aluminum, silicon dioxide, cadmium selenide, and chromium and aluminum, for the gate electrode, gate insulator, semiconductor, and source and drain contacts, respectively. The initial step in this sequence is the formation of the aluminum gate electrode on a portion of a surface of a substrate by, for example, additive photolithographic delineation. As typical and well known in the prior art, for example, U.S. Pat. No. 4,040,073 to Luo or U.S. Pat. No. 4,132,586 to Schaible et al, the gate electrode extends to the edge of the substrate for a single transistor or to an integrally and concurrently formed bus bar that extends to the edge of the substrate for an array of transistors. Contact tabs may be formed or attached to the gate electrode or bus bar at the substrate edge. An additive photoresist mask is then formed for definition of the semiconductor pad. The silicon dioxide gate insulator, cadmium selenide, and chromium contact layers are then sequentially deposited through the apertures in the additive mask during a single vacuum pump down to form the critical semiconductorinsulator interface and semiconductor-source and drain contacts. During subsequent lift off removal of the photoresist mask, the chromium contact layer functions as a protective cap over the semiconductor pad, preventing harmful interaction between the semiconductor and the stripping solution, i.e., the solvent per se or ionic species

contained therein. Two steps remain for completion of the thin film transistor, removal of that portion of the chromium layer overlying the conducting channel of the semiconductor and definition of the aluminum source and drain network. The aluminum source and drain electrodes are formed by additive processing to provide a structure wherein respective source and drain electrodes are separated by a gap corresponding to the width of the conducting channel of the semiconductor layer and exposing portions of the chromium layer. In the final process step, the aluminum source drain network structure functions as a substractive mask through which chromium is selectively removed from the thin film transistor conducting channel by dry etching tech-

The dry etching techniques, e.g., plasma etching, are preferred for this final step because of the high degree 65 of etch selectivity and "cleaniness" which are characteristic of such processes.

Alternatively, the sequence for fabricating a thin film transistor includes the step of depositing an initial layer

of insulative material to cover the gate electrode and the entire surface of the substrate on which the gate electrode is formed. Utilization of this process to provide a "full" rather than patterned insulator layer over the substrate and gate electrode is particularly advanta- 5 geous as a means for enhancing the insulation between source and gate electrode gate crossovers in a multitransistor array.

In a preferred variation of the foregoing processes, mask used to find the semiconductor pad are coated with a thin film of insulator, e.g. silicon dioxide, prior to the single pump down sequential deposition of the critical device layers. This step insures minimum contamination of the electrically active regions of the device by 15 complete isolation thereof from organic materials present during removal of the photoresist mask.

BRIEF DESCRIPTION OF THE DRAWINGS

of a structure being fabricated in accordance with a preferred embodiment of the invention, as well as a flow chart describing steps within the process.

FIGS. 2A-2C are diagramatic cross-sectional views of a device at selected stages of an alternative fabrica- 25 strate. However, as will be discussed hereinafter with tion sequence.

DESCRIPTION OF THE PREFERRED **EMBODIMENTS**

FIGS. 1A-1D illustrate the formation of a gate elec- 30 trode 12 upon a surface of substrate 10. A broad range of materials may be employed for substrate 10, subject to the general limitation that the material chosen be insulative relative to the material selected for gate electrode 12. The exact choice of a material for substrate 10 35 will, of course, depend upon the particular application in which the thin film transistor is utilized. When employed as a driver of an element in a liquid crystal display, for example, substrate 10 would comprise one of the planar glass plates which are typically employed to 40 contain the liquid crystal media. In other applications, utility may dictate that substrate 10 be composed of other insulative material, such as ceramics, semiconductors, plastic materials, and the like. Quite satisfactory results have been obtained with the use of a barium 45 aluminum borosilicate composition sold commercially by Corning Glass Works of Corning, N.Y. under the trademark Corning 7059 Glass.

The additive, or lift off, technique illustrated in FIGS. 1A-1D is well known. As shown, this method 50 begins with the application of a covering layer of resist material 14 on the upper surface of substrate 10. Resist 14 can comprise conventional photo or electron beam materials which are characterized by radiation-induced alteration in solubility that enables subsequent removal 55 with aqueous solutions. A suitable material is Shipley's AZ 1350B or AZ 1350J sold by Shipley Company, Inc., of Newton, MA. Resist 14 is applied in any conventional manner, as for example, by spin coating. Thereafter, in accordance with well known photolithographic 60 techniques, resist layer 14 is processed into an additive mask by conventional steps of exposure, development, and removal of selective pattern areas thereof.

In the next step, as illustrated in FIG. 1C, a 1,000 Angstrom layer of aluminum is deposited, as by vacuum 65 evaporation, sputtering, or the like, over the surface of the mask substrate. This aluminum layer is deposited through the apertures in the photoresist mask onto the

surface of the substrate 10 to form gate electrode 12 and on top of the remaining portions of resist layer 14 as indicated at 16.

Next, to arrive at the gate structure shown in FIG. 1D, the remaining portions of resist 14 and the overlying aluminum layer 16 are removed using conventional lift off removal techniques, i.e., by exposing the structure to a solvent suited to the solubility of the resist 14.

It will be appreciated that the gate structure shown in the side wall surfaces of the openings in the photoresist 10 FIG. 1D could be produced by subtractive processing, rather than through the additive steps illustrated in FIGS. 1A-1D.

After formation of the gate, as shown in FIG. 1E, a blanket layer of aluminum oxide 18 or silicon dioxide is deposited over the gate electrode 12 and the exposed surface of substrate 10. This insulative layer can be applied in any conventional manner, as for example, by evaporation or sputtering within a suitable vacuum device. As noted above, coverage of the complete ac-FIGS. 1A-1K are diagramatic cross-sectional views 20 tive surface of the substrate is desirable for multi transistor arrays. From a practical standpoint, complete coverage of the entire surface of the substrate is not preferred, since the contact fingers for the array bus lines are typically located around the periphery of the subreference to FIGS. 2A-2C, it is not essential that the complete substrate be covered with an insulator. Where such a layer is employed, a thickness range of about 2,0000 Å to about 4,000 Å is preferred.

A second blanket layer of resist 11 is applied over insulator 18 as illustrated in FIG. 1F. As with resist 14, various solvent soluble materials may be chosen for the resist layer 11, the same being applied by any of the well known techniques such as spinning, spraying, dipping or the like. Again utilizing standard lithographic techniques, resist layer 11 is exposed and developed in a pattern corresponding to the desired dimensions of the semiconductor pad for the thin film transistor as illustrated by the structure of FIG. 1G.

The patterned resist layer 11 is used as an additive mask for depositing, in successive sequence, layers of insulator (SiO₂) 13, semiconductor (CdSe) 15, and conductor (Cr) 17. It is of critical importance to the invention that these layers be deposited under the continuous vacuum of a single pump down operation. This is accomplished by placing the structure of FIG. 1G into any suitable vacuum chamber and reducing the pressure to about 5×10^{-7} torr. Thereafter, utilizing conventional deposition techniques of the integrated circuit fabrication art, the layers of SiO2, CdSe, and Cr are deposited in succession. The ambient for deposition of SiO₂ could consist of 5×10^{-5} partial pressure of oxygen. Referring to FIG. 1H, it will be appreciated that the initial deposition of a thin additional layer of insulator 13 onto the pre-existing insulator layer 18 provides a clean insulative interface for the subsequently deposited semiconductor layer 15, isolating the same from any contaminants or impurities introduced onto the surface of insulator 18 during the process of forming the additive mask thereon or during handling of the substrate or exposure thereof to air. A thickness of about 800 Å for insulator layer 13 has been found to be adequate for these purposes. Following deposition of the layer of SiO₂, a layer of CdSe is deposited to a thickness of about 300 Å followed by deposition of a layer of Cr to a thickness of about 500 Å.

Utilizing conventional lift off removal techniques, the layer of resist 11 and all of the layers overlying it are

removed by exposing the coated substrate of FIG. 1H to a suitable solvent for resist 11. Such solvents include acetone and other commercially available strippers.

In a preferred alternative embodiment of the invention, maximum immunity against contamination of the 5 electronically active device regions is achieved by lining the side walls 19 of the apertures in resist layer 11 with a thin film of insulator (SiO₂) prior to deposition of layers 15 and 17. This additional step (which is not shown) completely isolates the critical regions of the 10 device from the organic materials utilized in the subsequent processing. Such a protective layer of silicon dioxide can be deposited as a separate step or concurrently with the deposition of layer 13.

After removal of the lift off mask, the structure is as 15 shown in FIG. 11. During lift off removal of the resist and overlying layers, the chromium film acts as a protective cap to isolate the upper surface of semiconductor pad 15 from processing contaminants in the solvent. Referring briefly to FIG. 1K, the completed thin film 20 shown) for dielectric isolation of source/drain bus lines transistor structure is shown having source and drain electrodes 20 electrically connected to the semiconductor through chromium contacts 17'. To arrive at the structure, source and drain electrodes 20 are formed by conventional additive processing to yield the structure 25 a conductive material formed on a portion of a surface of FIG. 1J. In the context of the illustrative example, the source and drain electrodes 20 are aluminum and are patterned so as to expose the chromium contact layer

In the final step, the source and drain electrode net- 30 work is employed as a subtractive mask during selective dry etching of chromium from the conducting channel of the thin film transistor. Dry etching techniques are preferred for this step because of the characteristic cleanliness of such methods as well as the high degree of 35 directionality offered thereby. Plasma etching utilizing a reaction gas, e.g. CCl4 vapor in the air or oxygen has been found to be particularly effective in removing chromium in the embodiment illustrated herein. The conductive material chosen for the source and drain 40 contacts 20 must be resistant to the plasma employed to etch the conductive contact layer 17. While other materials may be used, aluminum deposited to a desired thickness of about 1,000 Angstroms has been demonstrated to be sufficiently resistant to plasma etching in a 45 reaction gas, such as mentioned above. It will be appreciated that selection of other materials for the source and drain electrodes 20 and the contacts 17' and the choice of a suitable ambient for the selected materials other than that described herein are possible.

An alternative sequence for fabricating a thin film transistor is illustrated in FIGS. 2A-2C. FIG. 2A illustrates a gate electrode 32 formed upon a substrate 30. This structure corresponds to the structure illustrated in FIG. 1D and is produced by any suitable deposition 55 techniques, such as the additive process discussed in conjunction with FIGS. 1A-1D.

After delineation of the gate electrode 32, an additive mask is formed by exposure and development of a resist layer 31 which is applied to the structure of FIG. 2A. 60 Unlike the process discussed with reference to FIGS. 1A-1K, there is no initial deposition of an insulator layer such as layer 18 of FIG. 1E. Instead, the resist is coated directly over the exposed surfaces of substrate 30 and gate electrode 32. Thereafter, using standard 65. lithographic techniques, portions of the resist layer are selectively removed to expose the gate electrode 32 and portions of the surface of substrate 30 adjacent the gate

electrode to form an additive mask. In the next step, layers of insulator 33, 33A (SiO₂) semiconductor 35 (CdSe), and conductor 37 (Cr) are deposited onto the mask structure during a single vacuum pump down operation by means such as discussed in conjunction with FIG. 1H. The resulting structure is illustrated in FIG. 2B, wherein it will be noted that, by virtue of the selected pattern in the resist mask, that portion of the deposited insulator designated 33A forms a gate insulator layer which covers both upper and side surfaces of gate electrode 32.

With process steps identical to those described with respect to FIGS. 11 through 1K, the lift off mask is removed, source and drain electrodes 36 are delineated. and the chromium contact layer plasma etched using the source drain network as a dry etch. These steps produce the thin film transistor shown in FIG. 2C.

An array of transistors of the type shown in FIG. 2c is completed by depositing crossover insulators (not from gate line 32 by methods well known in the art.

I claim:

- 1. An improved method of forming a thin film transistor on a substrate of the type having a gate electrode of of the substrate and extending to the edge of the substrate to provide means for contact therewith, wherein the improved method comprises the steps of:
 - (a) forming a first insulator layer covering the gate electrode and the remaining portion of the surface of the substrate on which said electrode is formed, the end of the gate electrode at the substrate edge not being covered to permit contact therewith;
 - (b) forming on said first insulator layer, a masking layer having a predetermined opening therein exposing a portion of said first insulator layer;
 - (c) sequentially depositing, under vacuum, a second insulator layer, a semiconductor layer, and a conductive contact layer on said masking layer and on the exposed portion of said first insulator layer;
 - (d) removing said masking layer and the portions of the second insulator layer, the semiconductor layer, and the conductive contact layer deposited thereon:
 - (e) selectively forming a third conductor layer to define source and drain contacts to said semiconductor layer, said third conductor layer having a predetermined opening therein exposing a portion of said conductive contact layer; and
 - (f) removing the exposed portion of said conductive contact layer to expose said semiconductor layer.
- 2. The method of claim 1, wherein said step (f) comprises removing the exposed portions of said conductive contact layer by dry etching.
- 3. The method of claim 2 wherein said dry etching comprises plasma etching.
- 4. The method of claim 2 wherein said dry etching comprises ion beam milling.
- 5. A method of forming an active region of a thin film transistor on a substrate having a gate electrode deposited thereon which extends to the edge of the substrate to provide means for contact therewith, the method comprising depositing thin film layers of an insulator, a semiconductor, and a conductive metal upon a portion of the gate electrode and a surface portion of the substrate adjacent the gate electrode portion in successive sequence under continuous vacuum, said surface portion of the substrate and gate electrode portion being

10

exposed by a predetermined opening in a mask to define and delineate the exact transistor dimensions by said opening.

- 6. The method of claim 5, wherein said mask comprises a photoresist mask formed by removing a portion 5 of a photoresist masking layer deposited upon said substrate to expose the surface portion of said substrate, gate electrode portion, and side wall surfaces of the opening in said photoresist mask.
 - 7. The method of claim 6, further including:
 - (a) removing said photoresist mask and the portions of the insulator, semiconductor, and conductive metal deposited thereon;
 - (b) selectively forming a second conductor layer to 15 comprises plasma etching. define separate source and drain contacts to said semiconductor, said source and drain contacts having a space therebetween to expose a portion of the conductive metal; and
 - (c) removing the exposed portion of the conductive 20 metal to expose the semiconductor so that separate remaining portions of the conductive metal lie between the semiconductor and portions of the source and drain contacts.
- 8. The method of claim 6, further including the step of depositing a thin film of insulating material on the side wall surfaces of the opening in said photoresist mask prior to the step of depositing said layers of insulator, semiconductor, and metal.
- 9. The method of claim 6, wherein a thin film of insulating material is deposited on the side wall surfaces of the opening in said photoresist mask concurrently with the deposition of said layer of insulator.
- 10. A method of forming a thin film transistor on a 35 substrate having a gate electrode of a conductive metal on a portion of a surface of the substrate, the gate electrode having an extension leading to one edge of the substrate to provide means for contact therewith after a transistor is formed thereover, the method comprising 40 the steps of:
 - (a) forming a masking layer covering the surface of said substrate having the gate electrode, said masking layer having a predetermined opening therein 45 exposing said gate electrode and a portion of the surface of said substrate adjacent said electrode:
 - (b) sequentially depositing, under vacuum, an insulator layer, a semiconductor layer, and a conductive contact layer on said masking layer and on the gate 50 electrode and exposed portion of the surface of said substrate;

- (c) removing said masking layer and the portions of the insulator layer, semiconductor layer, and the conductive contact layer deposited thereon;
- (d) selectively forming a third conductor layer to define source and drain contacts to said semiconductor layer, said third conductor layer having a predetermined opening therein exposing a portion of said conductive contact layer; and
- (e) removing the exposed portion of said conductive contact layer to expose said semiconductor layer.
- 11. The method of claim 10, wherein said step (e) comprises removing the exposed portions of said conductive contact layer by dry etching.
- 12. The method of claim 11 wherein said dry etching
- 13. The method of claim 11 wherein said dry etching comprises ion beam milling.
- 14. A method of forming an array of thin film transistors on a substrate having a predetermined pattern of gate electrodes of conductive material formed on a surface of the substrate, the gate electrodes having extensions which connect to at least one bus bar of conductive material formed on the substrate surface which extends to the edge of the substrate whereat means for contact is provided for the bus bar, the method comprising the steps of:
 - (a) forming a first insulator layer covering the gate electrodes, gate electrode extensions, bus bar and selected remaining portions of the surface of the substrate on which said electrodes, extensions and bus bar are formed;
 - (b) forming on said first insulator layer a masking layer having predetermined pattern of openings therein exposing portions of said first insulator
 - (c) sequentially depositing, under vacuum, a second insulator layer, a semiconductor layer, and a conductive contact layer on said masking layer and on the exposed portions of said first insulator layer;
 - (d) removing said masking layer and the portions of the second insulator layer, the semiconductor layer, and the conductive contact layer deposited thereon;
 - (e) selectively forming a third conductor layer to define source and drain contacts to said semiconductor layer, said third conductor layer having a predetermined pattern of openings therein exposing portions of said conductive contact layer; and
- (f) removing the exposed portions of said conductive contact layer to expose said semiconductor layer by dry etching.

EXHIBIT B-2

IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

LG. PHILIPS LCD CO. LTD,

_ . . . _ .

:

Plaintiff,

v.

: Civil Action No. 05-292-JJF

TATUNG COMPANY, TATUNG COMPANY OF AMERICA, INC., CHUNGWHA PICTURE TUBES LTD., and VIEWSONIC CORP.,

:

Defendants.

Richard D. Kirk, Esquire of THE BAYARD FIRM, Wilmington, Delaware.

Of Counsel: Gaspare J. Bono, Esquire, Matthew T. Bailey, Esquire, and Cass W. Christenson, Esquire of MCKENNA LONG & ALDRIDGE LLP, Washington, D.C..

Attorneys for Plaintiff.

Robert W. Whetzel, Esquire and Matthew W. King, Esquire of RICHARDS, LAYTON & FINGER, Wilmington, Delaware.

Of Counsel: Christine A. Dudzik, Esquire and Thomas W. Jenkins, Esquire of HOWREY LLP, Chicago, Illinois; Julie S. Gabler, Esquire of HOWREY LLP, Los Angeles, California; and Glen W. Rhodes, Esquire, J. James Li, Esquire, and Qin Shi, Esquire of HOWREY LLP, San Francisco, California.

Attorneys for Defendants.

MEMORANDUM OPINION

June $\frac{13}{12}$, 2006 Wilmington, Delaware

Farnan, District Judge:

Plaintiff L.G. Philips LCD Co., LTD ("LPL") filed this patent infringement action against Defendants Tatung Company,
Tatung Company of America, Inc., Chungwha Picture Tubes, LTD.,
and ViewSonic Corporation (collectively "CPT"). LPL alleges that
CPT has infringed U.S. Patent No. 5,019,002 ("the '002 patent").
LPL's Complaint (D.I. 1) also alleges infringement of U.S.
Patent No. 6,738,121 ("the '121 patent"), but LPL has withdrawn
all claims relating to that patent. (D.I. 180.) Presently
before the Court is the claim construction dispute of the
parties. The parties briefed their respective positions, and the
Court held a Markman hearing on March 20, 2006. This Memorandum
Opinion provides the Court's construction of the claim terms and
phrases disputed by the parties.

BACKGROUND

The Patent at issue in this lawsuit relates to flat panel, display screens and methods of manufacturing them that include electrostatic discharge guard rings to protect the active elements of the display from electrostatic discharge during and after manufacturing. In their briefing and at the Markman hearing, the parties disputed twenty-six terms and phrases from the claims of both the '002 patent and the '121 patent. By its Order dated March 22, 2006 (D.I. 155), the Court ordered the parties to select a reduced number of terms and phrases to be

construed by the Court. The Court allowed LPL to submit a maximum of five terms or phrases and CPT a maximum of eight.

(D.I. 155.) Following the parties' submissions of the terms and phrases to be construed, LPL filed a Notice Of Voluntary

Withdrawal Of Claims Relating To U.S. Patent No. 6,738,121 (D.I. 180). As a result of that withdrawal and the fact that one claim term was submitted by both parties, there are currently six claim terms and phrases in dispute: "interconnecting," "outer electrostatic discharge guard ring," "resistance," "corner pad," "removing said outer guard ring and row and column interconnections," and "pickup pad."

DISCUSSION

I. Legal Principles Of Claim Construction

Claim construction is a question of law. Markman v.

Westview Instruments, Inc., 52 F.3d 967, 977-78 (Fed. Cir. 1995),

aff'd, 517 U.S. 370, 388-90 (1996). In interpreting a claim, a

court should look first to the intrinsic evidence, i.e. the

patent itself, including the claims and the rest of the

specification, and, if in evidence, the prosecution history.

Vitronics Corp. v. Conceptronic, Inc., 90 F.3d 1576, 1582 (Fed.

Cir. 1996). Although it is within the sound discretion of a

court to use extrinsic evidence as an aid in construing a claim,

extrinsic evidence is "unlikely to result in a reliable

interpretation of patent claim scope unless considered in the

context of the intrinsic evidence." Phillips v. AWH Corp., 415 F.3d 1303, 1319 (Fed. Cir. 2005) (en banc).

A claim term should be construed to mean "what one of ordinary skill in the art at the time of the invention would have understood the term to mean." Markman, 52 F.3d at 986. However, "the person of ordinary skill in the art is deemed to read the claim term not only in the context of the particular claim in which the disputed term appears, but in the context of the entire patent, including the specification." Phillips, 415 F.3d at 1313. Thus, the specification is usually "dispositive; it is the single best guide to the meaning of a disputed term." Id. at 1315 (quoting Vitronics, 90 F.3d at 1582). In other words, a claim term can be given its correct construction only within the context of "what the inventors actually invented and intended to envelop with the claim." Phillips, 415 F.3d at 1316.

II. Construction Of The Disputed Terms and Phrases

The language of independent claim 1 and dependent claims 3 and 7 is representative of the disputed terms and phrases. In full, claim 1 provides (emphasis added):

1. A method of manufacturing active matrix display backplanes and displays therefrom, comprising: providing a substrate; forming a pattern of pixels on said substrate; forming a plurality of row and column intersecting pixel activation lines, interconnecting substantially all of said row lines to one another and substantially all of said column lines to one another; forming an outer electrostatic discharge quard

ring on said substrate coupled to said interconnected row and column lines via a resistance to provide protection from electrostatic discharges between said row and column activation lines during manufacture of the displays; and

removing said outer guard ring and row and column interconnections prior to completion of the display.

('002 patent, col. 8, l. 65 - col. 9, l. 12.) In full, claim 3 provides (emphasis added): "3. The method as defined in claim 1 including forming at least one pickup pad coupled to said resistance via a shunt switching element." (Id. col. 9, ll. 16-18.) In full, claim 7 provides (emphasis added): "7. The method as defined in claim 1 including forming a corner pad on at least one corner of the display and aligning scribe lines with said corner pad for removing said outer guard ring and row and column intersections." (Id. col. 9, ll. 29-33.)

A. Construction of "Interconnecting"

LPL contends that the term "interconnecting" should be construed as "shorting." (D.I. 135 at 12.) LPL argues that "'interconnecting' was used throughout the entire intrinsic record in a manner consistent with this single meaning." (Id.) CPT contends that "shorting" is impermissibly vague because the specification uses that term in a variety of contexts. (D.I. 144 at 6.) CPT proposes instead the construction "electrically connecting with conductors." (D.I. 164 at 1.)

The Court agrees with CPT that LPL's proposed construction

is vague. Substituting "shorting" for "interconnecting" would not clarify the meaning of "interconnecting," but rather would make it more ambiguous. In the '002 patent's specification, "short" is used in at least four different ways: the path taken by an unintended, destructive discharge of a static potential ('002 patent, col. 2, 11. 57-62); a physical defect in electrical components resulting in an unintended current pathway (Id., col. 4, 11. 27-28); a deliberate re-routing of an electrostatic discharge via a shunt transistor (Id., col. 7, 11. 35-41); and a deliberate connection between electrical elements to provide an alternate current pathway (Id., col. 5, 11. 65-68). Only the last of these is consistent with LPL's proposed construction of "interconnecting".

LPL contends that CPT's proposed construction of "electrically connecting with conductors" improperly limits the term "interconnecting" to a single embodiment by specifying that the electrical connection must be made with conductors. (D.I. 158 at 2.) However, the consistent use of a claim term by the inventor in the specification may serve to limit the scope of a claim. Nystrom v. Trex Co., Inc., 424 F.3d 1136, 1145 (Fed. Cir. 2005). Here, CPT's proposed construction is consistent with the inventor's use of "interconnecting" throughout the '002 patent's

specification.¹ "Interconnecting" is consistently described or illustrated in figures as using "lines", "shorts", or "jumpers", i.e. conductors, to connect electrical elements. (See e.g., '002 patent, col. 5, 11. 65-68; col. 6, 11. 6-9; col. 6, 11. 42-43; col. 8, 11. 5-7.) Therefore, the Court will construe "interconnecting" to mean "electrically connecting with conductors."

B. <u>Construction of "Removing Said Outer Guard Ring and Row and Column interconnections"</u>

LPL contends that the phrase "removing said outer guard ring and row and column interconnections" does not require construction, but that the proper construction, if one is necessary, is "physically disconnecting said guard ring and row and column interconnections." (D.I. 135 at 23-24.) CPT's proposed construction is "electrically disconnecting the interconnections between rows and between columns, and electrically disconnecting rows and columns from the outer guard ring." (D.I. 137 at 12.) The Court agrees with LPL's construction.

The parties' dispute hinges on the meaning of "removing," with LPL contending that it means "physically disconnecting" and

Defendants' proposed construction is also consistent with the use of "interconnecting" in U.S. Patent 4,820,222 ("the '222 patent), which has the same inventor as the '002 patent and is incorporated by reference in the '002 patent. ('002 patent, col. 2, ll. 30-36.)

Defendants contending that it means "electrically disconnecting." CPT's construction depends on its assertion that "removing" means "removing a part or component from an electronic circuit." (D.I. 144 at 3; D.I. 138 at 9.) However, as it is used throughout the specification, "removing" is more logically interpreted as referring to the removal of the guard ring and row and column interconnections from the display panel. (See '002 patent, Abstract ("the external guard ring is removed prior to completion of the display"); col. 2, ll. 64-65 ("the external quard ring is removed at the end of the display manufacturing process"); col. 8, 11. 27-30 ("[t]he outer ESD quard ring . . . is removed prior to completion of the display").) Thus, the intrinsic evidence indicates that "removing" is used to mean physical disconnection and separation such that the outer guard ring and row and column interconnections are not included in the finished display panel. Therefore, the Court will construe "removing said outer guard ring and row and column interconnections" as "physically disconnecting said guard ring and row and column interconnections."

C. <u>Construction of "Outer Electrostatic Discharge Guard Ring"</u>

LPL's proposed construction of the phrase "outer electrostatic discharge guard ring" is "a closed or open ring, or open L or C-shaped line, outside the active matrix display to provide protection from electrostatic discharges." (D.I. 158 at

2.) CPT's proposed construction is "a ring of conductor, located external to the inner electrostatic discharge guard ring if the two rings are used together, for draining off electrostatic buildup to prevent electrostatic discharge." CPT does not dispute that the outer guard ring is "a closed or open ring, or open L or C-shaped line." (D.I. 144 at 6.) The parties do dispute whether the guard ring functions to prevent electrostatic discharge ("ESD") or only to protect against damage caused by ESD.² The parties also dispute the meaning of "outer."

The specification consistently refers to the function of the ESD guard rings as protecting the active elements of the display from ESD rather than preventing ESD altogether. (See '002 patent, Abstract ("At least one ESD guard ring is provided to protect the active elements of the display from the potential discharge between the row and column lines."); col. 2, ll. 61-61 ("An external guard ring can be formed, which provides protection during manufacture of the displays . . ."); col. 8, ll. 27-29 ("The outer ESD guard ring provides ESD protection only during manufacture of the display . . .").) CPT points out that the specification uses the word "prevent" or "preventive" to describe the function of the ESD rings. (D.I. 164 at 4.) However, in

² CPT refers to this dispute as "insignificant," but, nevertheless, maintains the position that the proper construction refers to prevention of ESD rather than protection from ESD. (D.I. 164 at 4.)

both of the locations cited, the specification is referring to the prevention of damage caused by ESD rather than to the prevention of ESD itself.

The central dispute over the phrase "outer electrostatic discharge guard ring" is whether "outer" is used in reference to an inner ESD ring or to the entire display panel. CPT contends that "outer" must refer to the outer guard ring's position relative to the inner guard ring. (D.I. 137 at 8.) This contention is untenable. Independent claims 1 and 19 include an outer ESD guard ring, but no inner ESD guard ring. In the context of those claims, CPT's proposed construction would render the adjective "outer" meaningless.

On the other hand, LPL contends that "outer" refers to the outer guard ring's position relative to the active matrix display. CPT concedes that "active matrix display" as used in the '002 patent and in LPL's proposed construction means the entire finished display panel. (D.I. 164 at 3.) CPT argues that the Court should reject LPL's proposed construction because it is based on "the erroneous notion that the outer ring must be physically removed at the end of the manufacture." (Id.) As the Court concluded in section II.B. above, however, the intrinsic evidence indicates that physical removal of the outer guard ring is precisely what the patent teaches. Therefore, the Court will construe "outer electrostatic discharge guard ring" as "a closed"

or open ring, or open L or C-shaped line, outside the active matrix display to provide protection from electrostatic discharges."

D. Construction of "Resistance"

The parties agree that one of ordinary skill in the art would understand "resistance" to mean a physical property of a material or device characterized by opposition to the flow of electric current. (D.I. 135 at 13; D.I. 137 at 9.) They also agree that in the '002 patent, "resistance" is used to denote a circuit component. (D.I 135 at 13; D.I. 160 at 2.) LPL contends that because "[a]ll circuit components . . . have the characteristic of resistance," the Court should construe "resistance" as "any component used to cause a voltage drop during current flow." (D.I. 135 at 13.) CPT's proposed construction is "[a] resistance, as it is used in the claims, means a resistor, which is a circuit element that has a specified resistance to the flow of electrical current. A resistance does not include switching elements such as transistors and diodes." (D.I. 137 at 9.)

LPL's proposed construction cannot be correct because, as CPT points out, (D.I. 137 at 12), it would exclude the single preferred embodiment that incorporates a "resistance." (See '002 patent, col. 8, ll. 1-48.) The only purposes stated for the "resistance" in that embodiment are to provide an "ESD short for

high electrostatic potentials . . . ," (<u>Id.</u>, col. 8, 1. 31), and to minimize "the discharge current surge . . .," (<u>Id.</u>, col. 8, 1. 35). Thus, "resistance" as used in that embodiment, would not fall within the scope of LPL's proposed construction of "any component used to cause a voltage drop during current flow." A claim construction that excludes a preferred embodiment "is rarely, if ever, correct and would require highly persuasive evidentiary support. . . ." <u>Vitronics Corp. v. Conceptronic</u>, <u>Inc.</u>, 90 F.3d 1576, 1583 (Fed. Cir. 1996) (citations omitted). The Court finds no such evidentiary support in this case.

On the other hand, CPT's proposed construction unnecessarily limits "resistance" to one specific electric component, a resistor. There is no support in the intrinsic record for such a narrow interpretation. Moreover, a person skilled in the art would certainly understand the meaning of "resistor" so it is logical to conclude that the inventor would have chosen that term had he intended to refer only to that specific component.

LPL correctly notes, (D.I. 163 at 3), that it is improper to import limitations from a preferred embodiment into the claims. See JVW Enterprises, Inc. v. Interact Accessories, Inc., 424 F.3d 1324, 1335 (Fed. Cir. 2005). However, "there is sometimes a fine line between reading a claim in light of the specification, and reading a limitation into the claim from the specification." Phillips v. AWH Corp., 415 F.3d 1303, 1323 (Fed.

Cir. 2005) (quoting Comark Communications, Inc. v. Harris Corp., 156 F.3d 1182, 1186-87 (Fed. Cir. 1998)). Here, because "resistance" is used in the claims in a manner somewhat different from its ordinary meaning to one of skill in the art, the only guidance as to how the Court should construe the term is how it is used in the single embodiment in which it appears. That embodiment mentions a "resistance" three times:

The [ESD guard ring] line 210 is connected to the other set of gate or source lines by a shunt line 224, a shunt transistor 226 and a large resistance 228, such as 100 K ohms (illustrated schematically). . . . The resistance provides an ESD short for high electrostatic potentials which can be incurred during manufacturing . . . The resistance minimizes the discharge current surge . . .

('002 patent, col. 8, ll. 23-34.) In the claims, the term "resistance" is used consistently to denote only a circuit component used to couple the outer ESD guard ring to the interconnected row and column lines and the pickup pad. (See e.g. Id., col. 9, ll. 63-65; col. 10, ll. 6-8.)

Reading the claims in light of the specification, which describes the "resistance" only in general terms, the Court concludes that the patentee intended the claims and this embodiment in the specification to be coextensive at least in regard to the term "resistance". Therefore, the Court will

The Court also notes that the patentee explicitly stated that certain elements of the invention could vary from the specific descriptions in that embodiment, but did not include the "resistance" among those elements. ('002 patent, col. 8, 11. 49-

construe "resistance" as "a circuit component that has a specified resistance to the flow of electric current and is used to minimize the current surge from an electrostatic discharge."

E. Construction of "Corner Pad"

LPL contends that the term "corner pad" does not require construction, but that the proper construction, if one is necessary is "a reference mark for cutting" (D.I. 135 at 24.)

CPT contends that the Court should construe "corner pad" as "a pad of metal or other conductive materials that is located at the corner of an outer guard ring, and electrically connected with the outer ring" (D.I. 137 at 15.) CPT argues, (Id.), and LPL does not dispute, that "corner pad" has no inherent meaning to one of ordinary skill in the art and thus can be understood only within the context of the '002 patent's claims and specification.

LPL does concede that "[o]ne of ordinary skill in the art would understand the term 'pad' to be a conductive area." (D.I. 135 at 15; D.I. 143 at 15.)

The term "corner pad" appears in only one embodiment in the specification. (See '002 patent, col. 8, ll. 1-48.) That embodiment describes three features of a "corner pad." First, it is connected to each other corner pad by conductive lines of the outer guard ring. (Id., col. 8, ll. 8-11.) Second, it can be grounded. (Id., col. 8, ll. 11-12.) Third, it provides

^{62.)}

alignment for the scribe lines. (Id., col. 8, ll. 12-15.) The second feature is explicitly optional, so it need not be included in the Court's construction. The third feature is specifically claimed, so it too need not be included in the Court's construction. (See, e.g., Id., col. 9, ll. 29-33 ("7. The method as defined in claim 1 including forming a corner pad on at least one corner of the display and aligning scribe lines with said corner pad for removing said outer guard ring and row and column intersections.")) Therefore, the Court concludes that LPL's proposed construction of "a reference mark for cutting" is unnecessary and would be redundant. The location of the corner pad is also specifically claimed as being "on at least one corner of the display." (See, e.g., Id., col. 9, l. 30.) Thus CPT's inclusion of "located at the corner of an outer guard ring" in its proposed construction is both unnecessary and inaccurate.

The remaining issue is whether the "corner pad" must be electrically connected to the outer guard ring. CPT bases its contention that the "corner pad" must be "electrically connected with the outer ring" on a single sentence from the specification: "A corner pad 208 is connected to each other corner pad (not illustrated) by respective outer conductive lines 210 and 212 of the guard ring 200." (Id., col. 8, ll. 8-11.) The Court concludes that it would be improper to import this limitation from the specification into the claims. Therefore, to the extent

that "corner pad" requires construction, the Court will construe it as "an area of conductive material."

F. Construction of "Pickup Pad"

LPL's proposed construction of "pickup pad" is "a conductive area used to electrically connect the back plane to the front plane" (D.I. 135 at 14.) CPT's proposed construction is "a pad located at the corner region of a backplane for aligning the frontplane and backplane" (D.I. 137 at 13.) CPT contends, and LPL does not dispute, that the term "pickup pad" has no inherent meaning to one of ordinary skill in the art, and thus, can be understood only within the context of the intrinsic evidence.

(D.I. 137 at 13.) The parties agree, however, that "pad" would be understood by one of ordinary skill in the art to mean a conductive area. (D.I. 135 at 15; D.I. 143 at 15; D.I. 160 at 3.) The Court concludes that neither proposed construction is appropriate and will decline to construe "pickup pad."

LPL's contention that the "pickup pad" is used to electrically connect the back plane to the front plane has no support in the intrinsic evidence. Neither the specification nor the claims of the '002 patent mentions any electrical connection between the front plane and the back plane via the "pickup pad". Both teach only the electrical connection of the "pickup pad" with other elements on the back plane. Thus, LPL's proposed construction cannot be correct.

CPT's proposed construction would violate the doctrine of claim differentiation. In this context, claim differentiation "refers to the presumption that an independent claim should not be construed as requiring a limitation added by a dependent claim." Curtiss-Wright Control Corp. v. Velan, Inc., 438 F.3d 1374, 1380 (Fed. Cir. 2006) (citing Nazomi_Communications, Inc. v. Arm Holdings, PLC., 403 F.3d 1364, 1370 (Fed. Cir. 2005)). In the '002 patent, claim 5 depends from claim 3.4 Claim 3 claims "[t]he method as defined in claim 2 including forming at least one pickup pad coupled to said resistance via a shunt switching element." ('002 patent, col. 9, ll. 16-18.) Claim 5 claims "[t] he method as defined in claim 3 including forming a corner on the said pad to align the front plane and back plane of the display." (Id., col. 9, 11. 23-25.) To construe "pickup pad" as CPT proposes, as "a pad . . . for aligning the frontplane and backplane, " would be to read the limitation from claim 5 into claim 3, rendering claim 5 superfluous and violating the doctrine of claim differentiation.

All of the significant attributes of the "pickup pad" mentioned in the specification are also specifically claimed.

(Compare, '002 patent, col. 8, ll. 18-39, with id. col. 9, ll. 16-28.) Therefore, the Court concludes that no further

The discussion that follows applies identically to claims 16 and 14, 23 and 21, and 34 and 32.

construction of the term "pickup pad" is necessary.

CONCLUSION

An Order consistent with this Memorandum Opinion will be entered setting forth the meaning of the disputed terms and phrases in the '002 patent.

EXHIBIT B-3

IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

LG.PHILIPS LCD CO., LTD.,

Plaintiff/Counterclaim Defendant,

v.

Civil Action No. 05-292 (JJF)

TATUNG COMPANY; TATUNG COMPANY OF AMERICA, INC.; CHUNGHWA PICTURE TUBES, LTD.; AND VIEWSONIC CORPORATION,

Defendants/Counterclaim Plaintiffs.

PLAINTIFF'S MEMORANDUM IN SUPPORT OF ITS PROPOSED CLAIM CONSTRUCTIONS

THE BAYARD FIRM
Richard D. Kirk (rk0922)
222 Delaware Avenue, Suite 900
P.O. Box 25130
Wilmington, DE 19899-5130
(302) 655-5000
Counsel for Plaintiff
LG.PHILIPS LCD CO., LTD.

OF COUNSEL:
Gaspare J. Bono
Matthew T. Bailey
Cass W. Christenson
McKenna Long & Aldridge LLP
1900 K Street, N.W.
Washington, D.C. 20006
(202) 496-7500 (Telephone)
(202) 496-7756 (Facsimile)

March 8, 2006

619664v1

					<u>Page</u>		
I.	NAT	ΓURE AND STAGE OF THE PROCEEDING					
II.	STATEMENT OF THE FACTS						
	A.	The Technology at Issue					
	B.	The Pate	ents-ii	n-Suit	4		
		1. Т	Γhe 'C	002 Patent	4		
		2. 1	Γhe'l	21 Patent	6		
III.	SUMMARY OF THE ARGUMENT				7		
	A.	Terms or Phrases of the '002 Patent That Should be Construed			7		
	B.	Terms or Phrases of the '002 Patent That Should Not be Construed					
	C.	Terms or Phrases of the '121 Patent That Should be Construed			8		
	D.	Terms or Phrases of the '121 Patent That Should Not be Construed			8		
IV.	ARC	ARGUMENT					
	A.	The Analytical Framework for Claim Construction			9		
	B.	Extrinsic Evidence Is Disfavored Except under Limited Conditions			12		
	C.	Proper Construction of the Terms and Phrases of the '002 Patent in Dispute			12		
				and Phrases of the '002 Patent That Should Be rued	12		
		a	1 .	"interconnecting" (Claims 1 and 12)	12		
		b).	"resistance" (Claims 1, 2, 3, and 12-14)	13		
		c	С.	"pickup pad" (Claims 3, 4, 6, 14, 15, 17 and 35)	14		
		d	1.	"shunt switching element" (Claims 3, 4, 8, 9, 14 and 15)	15		
		e	e .	"outer electrostatic discharge guard ring" (Claim 1, 2, 7, 12, 13, 18)			
		f	? 	"inner electrostatic discharge guard ring" (Claim 8)	19		
				and Phrases of the '002 Patent That Should Not Be rued	20		
		a	1 .	"interconnecting substantially all of said row lines to one another and substantially all of said column lines to one another" (Claim 1 and 12)	20		
		h)	"electrostatic discharges" (Claims 1 8 12)	22		

619664v1

TABLE OF CONTENTS

(continued)

				<u>Page</u>
		C.	"coupled to said interconnected row and column lines via a resistance" (Claims 1 and 12)	23
		d.	"removing said outer guard ring and row and column interconnections" (Claims 1 and 12)	23
		e.	"corner pad" (Claims 7 and 18)	24
		f.	"scribe line" (Claims 7 and 18)	25
		g.	"aligning scribe lines with said corner pad for removing said outer guard ring and row and column intersections" (Claims 7 and 18)	25
D.	Prope	r Const	ruction of the Terms of the '121 Patent in Dispute	26
	1.		s and Phrases of the '121 Patent That Should Be rued	26
		a.	"bending part" (Claims 1, 2, 6, 8, 11 and 14)	26
		b.	"dummy bending part" (Claims 1, 2, 4, 5, 6, 8, 10, 11, 14 and 15)	27
		C.	"reducing a thermal expansion force and a thermal contraction force" (Claims 1, 2 and 14)	29
		d.	"pad part extending from the integrated circuit chip" (Claims 1, 2, and 14)	30
		e.	"distributing a stress applied to the liquid crystal panel according to a thermal expansion of the pad part" (Claims 5 and 8)	31
	2.		s and Phrases of the '121 Patent That Should Not Be	32
		a.	"tape carrier package" (Claims 1, 2, 4-12, 14 and 15)	32
		b.	"output pad part" (Claims 1 and 2)	33
	······································	c.	"bent position" (Claims 1, 2, 6, 8, and 11)	34
		d.	"input pad part" (Claims 1 and 2)	34
		e.	"not folded" (Claims 1, 5 and 14)	35
		f.	"thereby reducing a thermal expansion force and a thermal contraction force of the base film parallel to a longitudinal direction of the integrated circuit chip" (Claim 14)	35
		g.	"on the pad part" (Claim 15)	
		5	pan par (

Case 1:06-cv-00726-JJF	Document 385-4	Filed 08/12/2008	Page 24 of 60
Oddo 1.00 01 001 E0 001	Doddinon coo i	1 1104 00/ 12/2000	1 490 - 1 01 0

TABLE OF CONTENTS (continued)

T 7	CONICI LICIONI	3	7
v	CONCLUSION		•

619664v1 -111-

TABLE OF AUTHORITIES

<u>Page</u>	
Cases	
Alloc, Inc. v. I.T.C., 342 F.3d 1361, 1370 (Fed. Cir. 2003)	
Autogiro Co. of America v. U.S., 384 F.2d 391, 398 (Cl. Ct. 1967)	
Bell Atlantic Network Servs., Inc. v. Covad Communications Group, 262 F.3d 1258, 1271 (Fed. Cir. 2001)	
Biotec Biologische Naturverpackungen GmbH & Co. KG v. Biocorp, Inc., 249 F.3d 1341, 1349 (Fed. Cir. 2001)	
C.R. Bard, Inc. v. U.S. Surgical Corp., 388 F.3d 858, 863 (Fed. Cir. 2004)	
CAE Screenplates, Inc. v. Heinrich Fiedler GmbH & Co. KG, 224 F.3d 1308, 1317 (Fed. Cir. 2000)	
CCS Fitness, Inc., v. Brunswick Corp., 288 F.3d 1359, 1366 (Fed. Cir. 2002)	
Chimie v. PPG Indus. Inc., 402 F.3d 1371, 1377 (Fed. Cir. 2005)	
CVI/Beta Ventures, Inc. v. Tura LP, 112 F.3d 1146, 1153 (Fed. Cir. 1997)	
E.I. du Pont de Nemours & Co. v. Phillips Petroleum Co., 849 F.2d 1430, 1434 (Fed. Cir. 1988)	
Innova/Pure Water, Inc. v. Safari Water Filtration Systems, Inc., 381 F.3d 1111, 1116 (Fed. Cir. 2004)10	
Interactive Gift Express, Inc. v. Compuserve Inc., 231 F.3d 859, 876 (Fed. Cir. 2000)	
Invitrogen Corp. v. Clonetech Labs, Inc., 429 F.3d 1052, 1076 (Fed. Cir. 2005)	

TABLE OF AUTHORITIES

(Continued)

	<u>Page</u>
Johnson Worldwide Assoc, Inc. v. Zebco Corp., 175 F.3d 985, 989 (Fed. Cir. 1999)	9
Lemelson v. Gen. Mills, Inc., 968 F.2d 1202, 1206 (Fed. Cir. 1992)	11
Markman v. Westview Instruments, Inc., 52 F.3d 967, 981 (Fed. Cir. 1995) (en banc), aff'd, 517 U.S. 370 (1	996)9, 10
Mycogen Plant Science, Inc. v. Monsanto Co., 243 F.3d 1316, 1328-30 (Fed. Cir. 2001)	27, 34
Pfizer Inc. v. Ranbaxy Labs. Ltd., 405 F.Supp.2d 495, 502 (D. Del. 2005)	12
Phillips v. AWH Corp., 415 F.3d 1303, 1313 (Fed. Cir. 2005)	passim
STMicroelectronics, Inc. v. Motorola, Inc., 327 F. Supp. 2d 687, 698 (E.D. Tex. 2004)	10
Trintec Indus., Inc. v. Top-U.S.A. Corp., 295 F.3d 1292, 1296 (Fed. Cir. 2002)	27, 34
Tulip Computers, Int'l B.V. v. Dell Computer Corp., 236 F. Supp. 2d 364, 388 n.101 (D. Del. 2002)	27, 34
Vitronics Corp. v. Conceptronic, Inc., 90 F.3d 1576, 1582-83 (Fed. Cir. 1996)	passim
<u>Statutes</u>	
35 U.S.C. § 103	5
35 U.S.C. § 113	11
35 U.S.C. 102(b)	7

MEMORANDUM IN SUPPORT OF PLAINTIFF'S PROPOSED CLAIM CONSTRUCTIONS

Plaintiff LG.Philips LCD Co., Ltd. ("LPL") submits this brief in support of its constructions of disputed claim terms of LPL's U.S. Patent No. 5,019,002 ("the '002 Patent," Ex. A) and U.S. Patent No. 6,738,121 ("the '121 Patent," Ex. B) at issue in this litigation.

I. NATURE AND STAGE OF THE PROCEEDING

On May 13, 2005, LPL filed its Complaint for Patent Infringement against Defendants Tatung Co. ("Tatung"), Tatung Company of America, Inc. ("Tatung America"), Chunghwa Picture Tubes, Ltd. ("CPT"), and ViewSonic Corporation ("ViewSonic") (collectively, the "Defendants") alleging infringement of both the '002 Patent and the '121 Patent (collectively, the "Patents-in-Suit"). On September 2, 2005, Defendants filed their Answers and Counterclaims, alleging invalidity and non-infringement of the Patents-in-Suit. The matter is set for trial beginning on July 17, 2006.

LPL and Defendant CPT (a subsidiary of Tatung) are in the business of manufacturing and selling liquid crystal displays ("LCDs"), which are used in popular flat-screen products such as televisions and computer monitors. Defendants Tatung, Tatung America, and ViewSonic manufacture and/or sell products containing LCDs, including LCDs manufactured by CPT. Briefly, the '002 Patent relates to methods for preventing damage to LCDs due to electrostatic discharge, which occurs during the manufacture of LCDs. The '121 Patent also relates to LCDs with tape carrier packages, which are structures for mounting integrated circuits on LCDs.

During the exchange of claim terms and meet and confer process prior to this brief, LPL set forth nine (9) terms for construction, while Defendants initially set forth thirty-eight (38) terms for construction, but subsequently withdrew eleven (11) of those terms. The parties discussed their proffered terms and definitions, leading Defendants to withdraw one (1)

additional term. Defendants' approach has necessitated the parties' briefing of the remaining disputed twenty-six (26) terms.

The disputed claim terms in the Patents-in-Suit should be construed in accordance with either: (1) their ordinary meanings, as a "heavy presumption" exists that claims terms be given their ordinary and customary meaning; or (2) definitions compelled by a review of the intrinsic evidence, where applicable. Further, it is LPL's position that nearly all of the terms set forth below do not require any further construction, because their meanings are clear to one of ordinary skill in the art. Nevertheless, because Defendants have requested their legal construction, LPL briefs them herein.

II. STATEMENT OF THE FACTS

A. The Technology at Issue

A brief overview of the LCD structure, in general, and the manufacturing method of thin-film-transistor liquid crystal displays ("TFT-LCDs"), in particular, is necessary to provide the proper context for the claim constructions discussed below.

The use of flat screens for computer monitors and televisions is relatively new. Traditionally, computer monitors have used cathode ray tubes ("CRT") to create images for viewing. A CRT uses a tube that is large and heavy compared to a flat screen, which is thin and light. As a result, the use of flat screens for computer monitors and other products has become very popular with consumers.

TFT-LCDs are a type of flat panel display used to generate images in many popular flat screen products. A typical LCD panel includes upper and lower polarizers, upper and lower glass substrates (*i.e.*, a front plane and a back plane) equipped with circuit elements, and liquid crystal between the glass substrates. Images on a screen are then created by electronically controlling the amount of light allowed through the LCD panels. The typical light source is

either a backlight unit or reflected ambient light. How much light is allowed through the LCD panels depends on the orientation of the crystal molecules in the liquid crystal as controlled by electrical signals.

The electrical signals control the orientation of the crystal molecules in the liquid crystal by creating an electric field between the upper and lower glass substrates. To create the electric field, a voltage is applied to what are known as pixel electrodes. As each pixel electrode corresponds to a pixel or dot on the screen, it is possible to control the emission of light through the LCD panels for each pixel or dot on the screen by controlling the electrical signals sent to the various pixel electrodes.

The pixel electrodes are part of the circuit elements that are in LCD panels. Circuit elements are generally manufactured by depositing layers of conductive material and then patterning such layers by a photolithography process. The circuit elements create a matrix of rows and columns of circuit control lines, with a pixel contact connected to a pixel electrode, and a control element between the control line rows and columns. During manufacture, these rows and columns can also provide a conductive pathway for damaging electrostatic discharge, otherwise known as "ESD."

The matrix arrangement allows controlling the electrical signals to the various pixel electrodes. Each row and column is equipped with a contact pad through which electrical signals are sent. Generally, one driving circuit is used for each row or column control line. In this way, an electrical signal can be fed to an entire row containing a large number of pixels. Then another electrical signal can be supplied selectively to particular columns to cause selected pixels to light up or change optical properties.

So-called active-matrix displays employ thin film transistors (TFTs), or tiny switching transistors and capacitors arranged in the matrix on a glass substrate. A TFT is generally associated with each particular pixel. This arrangement is beneficial because the capacitor is able to hold the charge until the next refresh cycle. Accordingly, by carefully controlling the amount of voltage supplied to a pixel, the orientation of the liquid crystal molecules can be manipulated just enough to allow some light through. By doing this in very exact, very small increments, LCDs can create a gray scale. Most displays today offer at least 256 levels of brightness per pixel.

The electrical signals are fed to the rows and columns by driving integrated circuits (D-ICs). In order to create the desired images on the screen, it is necessary to have D-ICs that can feed the appropriate signals to the various rows and columns of the active matrix display, thereby activating the correct pixels in accordance to the signals from the printed circuit board (PCB). These D-ICs are generally located between the PCB and the LCD panels.

This case concerns LPL's significant innovations relating to: (1) improving how D-ICs are mounted on the liquid crystal panel of an LCD (the '121 Patent); and (2) methods for providing protection against electrostatic discharge during the manufacture of active matrix displays (the '002 Patent).

B. The Patents-in-Suit

619664v1

1. The '002 Patent

The '002 Patent, entitled "Method of Manufacturing Flat Panel Backplanes Including Electrostatic Discharge Prevention and Displays Made Thereby," was filed on July 12, 1988, and names Scott H. Holmberg as the inventor. The '002 Patent issued on May 28, 1991.

The '002 Patent relates to methods to protect the circuit elements from damage caused by electrostatic discharge that is accidentally fed into the active matrix. During the manufacture of

the device, electrostatic discharge can occur when a high static electric potential is coupled across at least one pair of row and column lines. Electrostatic discharge is undesirable because it generally causes a short, and thus a burn out of the pixel, thereby rendering the pixels defective, resulting in black dots on the screen. When this occurs, the LCD panel manufacturer may be unable to use the entire back plane of the active matrix display. The high occurrence of unusable product in turn causes the manufacturer to suffer a radically increased manufacturing cost.

To protect the device from electrostatic discharge during manufacture, the '002 Patent discloses a process that employs electrostatic discharge guard rings around the active elements of the display. To protect the matrix from electrostatic discharge, the manufacturing process of the '002 Patent employs an outer electrostatic discharge guard ring, which is connected to the rows and columns. The rows and columns are also connected together with jumpers. Furthermore, because the outer electrostatic discharge guard ring is not necessary after manufacturing, the outer electrostatic discharge guard ring is positioned outside of the active matrix display. In this manner, after manufacture is completed, the outer electrostatic discharge guard ring can be easily removed. The '002 Patent also discloses an inner electrostatic discharge guard ring located inside the outer electrostatic discharge guard ring to also serve to protect against electrostatic discharge.

Upon examination of the application, the Examiner rejected claims 1-6, 8-17, 19-24, and 26-35 under 35 U.S.C. § 103 as being obvious over the combined teachings of U.S. Patent Nos. 4,803,536, 4,455,739, 4,586,242, and 4,736,271. The remaining claims were indicated as containing allowable subject matter. Ex. F, Office Action, mailed March 31, 1989, at p. 3.

In response to the Office Action, no amendments were made to the claims to overcome the prior art rejection. Instead, Applicants distinguished claims 1 and 19 over the cited prior art

stating that the prior art did not teach removable resistive stripes as required by these claims. Furthermore, with respect to claims 10 and 28, Applicants argued that the cited prior art also did not teach or suggest inner guard rings as claimed. Ex. G, Proposed Response, filed July 2, 1990, at p 2. In light of these remarks, the claims were allowed. Ex. H, Notice of Allowance, mailed December 7, 1990.

The '121 Patent

The '121 Patent, entitled "Tape Carrier Package with Dummy Bending Part and Liquid Crystal Display Employing the Same," was filed on March 23, 2001, and names Sai Chang Yun and Eun Yeong An as the inventors. The '121 Patent issued on May 18, 2004 and claims foreign priority to a Korean Patent Application filed on March 31, 2000.

Generally, a tape carrier package (TCP) is used as the mounting method for the D-ICs. The PCB is folded to the rear side of an LCD panel by bending the TCP, mounted with a driving integrated circuit and connected between the back plane (lower glass substrate) and the PCB. To allow for the TCP to bend, a portion of its base film is removed. The TCP is equipped with leads that connect the D-ICs to the PCB, to receive the signals from the PCB, and to the contact pads of the rows and columns in the active matrix, to deliver the output signals.

During the manufacture of LCD panels, it is important to be able to form and connect all components without damage. One problem that often arises during the connection of the D-ICs is warping of the glass substrate caused by the high heat and pressure in the manufacturing process. Specifically, the thermal expansion forces and the thermal contraction forces generated at the time of thermal-pressing the TCP to the liquid crystal panel result in warping of the back plane. Such warping of the glass substrate is undesirable because it causes a brightness variation on the screen.

61966401

Using LPL's patented technology, the tape carrier package is mounted on the liquid crystal panel in such a way that does not cause a brightness variation in the LCD. The TCP of the '121 patent has at least one bending part, which is a bendable part of the TCP where base film has been removed to enable the tape carrier package to bend. The TCP of the '121 Patent also has at least one dummy bending part, which is a part of the TCP where base film has been removed, and has a function other than bending. The dummy bending part functions, inter alia, to distribute stress caused by thermal expansion applied to the liquid crystal panel when the tape carrier package is bonded to the liquid crystal panel with high heat and pressure. In doing so, it is possible to prevent stress-induced deformation of the back plane of the liquid crystal panel, thereby preventing the occurrence of brightness differences on the LCD screen.

After a first examination of the patent application that ultimately matured into the '121 Patent, claims 1, 4-7, 9-12, and 14 were rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 5,398,128. Ex. C, Office Action, mailed March 24, 2003, at p. 2. Applicants distinguished over this prior art on the basis that it did not teach or suggest "wherein the dummy bending part is formed at a position, close to any one of the output pad part or the input pad part, where the tape carrier package is not folded," and amended all rejected claims to include this limitation. Ex. D, Amendment, filed July 22, 2003, at p. 11. The rejected claims were subsequently allowed. Ex. E, Notice of Allowance, mailed November 21, 2003.

Ш. **SUMMARY OF THE ARGUMENT**

Terms or Phrases of the '002 Patent That Should be Construed A.

1. The terms "interconnecting;" "resistance;" and "shunt switching element" should be construed in accordance with their ordinary meanings.

2. The terms "pick up pad;" "outer electrostatic discharge guard ring;" and "inner electrostatic discharge guard ring" should be construed in accordance with definitions compelled by a review of the intrinsic evidence.

B. Terms or Phrases of the '002 Patent That Should Not be Construed

The following terms or phrases of the '002 Patent, proposed by Defendants, should not be construed because their meanings are clear to one of ordinary skill in the art: "interconnecting substantially all of said row lines to one another and substantially all of said column lines to one another;" "electrostatic discharges;" "coupled to said interconnected row and column lines via a resistance;" "removing said outer guard ring and row and column interconnections;" "corner pad;" "scribe line;" and "aligning scribe lines with said corner pad for removing said outer guard ring and row and column intersections."

C. Terms or Phrases of the '121 Patent That Should be Construed

- 1. The term "bending part" and the phrase "pad part extending from the integrated circuit chip" should be construed in accordance with their ordinary meanings.
- 2. The term "dummy bending part" and the phrases "reducing a thermal expansion force and a thermal contraction force;" and "distributing a stress applied to the liquid crystal panel according to a thermal expansion of the pad part" should be construed in accordance with definitions compelled by a review of the intrinsic evidence.

D. Terms or Phrases of the '121 Patent That Should Not be Construed

The following terms or phrases of the '121 Patent, proposed by Defendants, should not be construed because their meanings are clear to one of ordinary skill in the art: "tape carrier package;" "output pad part;" "bent position;" "input pad part;" "not folded;" "thereby reducing a thermal expansion force and a thermal contraction force of the base film parallel to a longitudinal direction of the integrated circuit chip;" and "on the pad part."

IV. ARGUMENT

A. The Analytical Framework for Claim Construction.

In determining patent infringement, the court must first construe the scope of the patent claim as a matter of law before the fact-finder addresses the question of infringement. *Markman v. Westview Instruments, Inc.*, 52 F.3d 967, 979 (Fed. Cir. 1995) (en banc), *aff'd*, 517 U.S. 370 (1996). Proper claim construction entails an analysis of a patent's intrinsic evidence -- *i.e.*, the claim language, the written description, and the file history. *Vitronics Corp. v. Conceptronic, Inc.*, 90 F.3d 1576, 1581-83 (Fed. Cir. 1996). The appropriate starting point, however, is necessarily with the language of the asserted claim itself. *Invitrogen Corp. v. Clonetech Labs, Inc.*, 429 F.3d 1052, 1076 (Fed. Cir. 2005). As the Federal Circuit recently confirmed, en banc, "[i]t is a 'bedrock principle' of patent law that 'the claims of a patent define the invention to which the patentee is entitled the right to exclude." *Phillips v. AWH Corp.*, 415 F.3d 1303, 1312 (Fed. Cir. 2005) (citation omitted); *see also Markman*, 52 F.3d at 980 ("The written description part of the specification itself does not delimit the right to exclude. That is the function and purpose of the claims.").

Nevertheless, it is not proper to "construe" a patent claim by changing its plain and ordinary meaning. To the contrary, construction of a claim starts with its plain language and, in the absence of some compelling reason not to, courts "must presume that the terms in the claim[s] mean what they say, and give full effect to the ordinary and accustomed meaning of claim terms." *Johnson Worldwide Assoc, Inc. v. Zebco Corp.*, 175 F.3d 985, 989 (Fed. Cir. 1999). "The ordinary and customary meaning of a claim term is the meaning that the term would have to a person of ordinary skill in the art in question at the time of the invention, *i.e.*, as of the effective filing date of the patent application." *See Phillips*, 415 F.3d at 1313; *see also Innova/Pure Water, Inc. v. Safari Water Filtration Sys., Inc.*, 381 F.3d 1111, 1116 (Fed. Cir.

2004) ("A court construing a patent claim seeks to accord a claim the meaning it would have to a person of ordinary skill in the art at the time of the invention.").

Courts also should not define terms that are already in simple terminology, and indeed the Federal Circuit has "question[ed] the need to consult a dictionary to determine the meaning of . . . well-known terms." *C.R. Bard, Inc. v. U.S. Surgical Corp.*, 388 F.3d 858, 863 (Fed. Cir. 2004); *Biotec Biologische Naturverpackungen GmbH & Co. KG v. Biocorp, Inc.*, 249 F.3d 1341, 1349 (Fed. Cir. 2001) (finding that trial court did not err when it declined to construe "melting" when the meaning did not depart from its ordinary meaning or otherwise require construction); *see also STMicroelectronics, Inc. v. Motorola, Inc.*, 327 F. Supp. 2d 687, 698 (E.D. Tex. 2004) ("Although the [disputed] term is perhaps not simple, the individual words in the term have agreed or common meanings that are not in need of further construction."). Further, "merely rephrasing or paraphrasing the plain language of a claim by substituting synonyms does not represent genuine claim construction." *C.R. Bard*, 388 F.3d at 863.

Additionally, claims "must be read in view of the specification, of which they are part." *Phillips*, 415 F.3d at 1315 (quoting *Markman*, 52 F.3d at 979). A court also looks to the specification to see whether the patentee expressly defined any of the claim terms. *See Vitronics Corp.*, 90 F.3d at 1582. "In such cases, the inventor's lexicography governs." *Phillips*, 415 F.3d at 1316 (quoting *CCS Fitness, Inc.*, v. *Brunswick Corp.*, 288 F.3d 1359, 1366 (Fed. Cir. 2002)). Alternatively, the specification "when read as a whole [may] suggest[] that the very character of the invention requires" limiting the ordinary meaning of a claim term. *Alloc, Inc. v. I.T.C.*, 342 F.3d 1361, 1370 (Fed. Cir. 2003); *see also Bell Atlantic Network Servs., Inc. v. Covad Communications Group*, 262 F.3d 1258, 1271 (Fed. Cir. 2001) (finding that "when a patentee uses a claim term throughout the entire patent specification, in a manner consistent with only a

single meaning, he has defined that term 'by implication'"). Nevertheless, in *Phillips*, the Federal Circuit reiterated the well-known claim construction canon that, although claims are read in light of the specification, it is improper to import limitations from the specification into the claims. *Phillips*, 415 F.3d at 1323; *see also E.I. du Pont de Nemours & Co. v. Phillips Petroleum Co.*, 849 F.2d 1430, 1434 (Fed. Cir. 1988) (holding that the district court was wrong as a matter of law in reading extraneous limitations from the specification into the claims at issue). To emphasize this point, the court stated that "[t]o avoid importing limitations from the specification into the claims, it is important to keep in mind that the purposes of the specification are to teach and enable those of skill in the art to make and use the invention and to provide a best mode for doing so." *Phillips*, 415 F.3d at 1323.

Interpretation of patent claims will also rely upon drawings in the patents. Drawings in a specification may be used in a manner similar to the written specification to provide evidence that is highly relevant to claim interpretation. *CVI/Beta Ventures, Inc. v. Tura LP*, 112 F.3d 1146, 1153 (Fed. Cir. 1997), *Autogiro Co. of America v. United States*, 384 F.2d 391, 398 (Cl. Ct. 1967) (noting that drawings may be used in the same manner and with the same limitations as the specification). Notably, the patent statute requires drawings "where necessary for the understanding of the subject matter [of the invention] sought to be patented." 35 U.S.C. § 113.

In addition to the specification, a court may also consider a patent's prosecution history. *Phillips*, 415 F.3d at 1317. Because the prosecution history is a record of the proceedings before the PTO, it "provides evidence of how the PTO and the inventor understood the patent." *Id.* (citing *Lemelson v. Gen. Mills, Inc.*, 968 F.2d 1202, 1206 (Fed. Cir. 1992)). The prosecution history, however, "often lacks the clarity of the specification and thus is less useful for claim construction purposes." *Phillips*, 415 F.3d at 1317.

Extrinsic Evidence Is Disfavored Except under Limited Conditions. В.

Claims are typically interpreted solely in view of publicly available sources (i.e., the intrinsic evidence), and consideration of extrinsic evidence during claim construction is generally Vitronics, 90 F.3d at 1583. Indeed, the Phillips court cautioned that extrinsic evidence is "less significant than the intrinsic record in determining the legally operative meaning of claim language" and may not be "used to contradict claim meaning that is unambiguous in light of the intrinsic evidence." Phillips, 415 F.3d at 1317, 1324 (internal quotation omitted); see also Pfizer Inc. v. Ranbaxy Labs. Ltd., 405 F. Supp. 2d 495, 502 (D. Del. 2005) (noting that "extrinsic evidence is considered less reliable and less useful in claim construction than the patent and its prosecution history." (citing *Phillips*, 415 F.3d at 1318-19)). Accordingly, "[i]n those cases where the public record unambiguously describes the scope of the patented invention, reliance on any extrinsic evidence is improper." Vitronics, 90 F.3d at 1583; see also Phillips, 415 F.3d at 1324 (reaffirming approach to claim construction outlined in Vitronics).

C. Proper Construction of the Terms and Phrases of the '002 Patent in Dispute

1. Terms and Phrases of the '002 Patent That Should Be Construed

"interconnecting" (Claims 1 and 12) a.

Although the term "interconnecting" has more than one ordinary meaning, the proper construction of the term is "shorting," because "interconnecting" was used throughout the entire intrinsic record in a manner consistent with this single meaning. Bell Atlantic, 262 F.3d at 1271.

Turning first to the claims, the term "interconnecting" in the context of claims 1 and 12 refers to interconnecting substantially all of the row lines to one another, and substantially all of the column lines to one another. The portion of the specification that corresponds to this claim

language unmistakably supports the construction of "interconnecting" as "shorting." Indeed, the specification explicitly states the following:

> The bus [column] lines 82 and 86 are interconnected (shorted) at or before the pad 84 and are interconnected (shorted) at the opposite ends by a line or short 88. . . .

> The bus [row] lines 90 and 94 are interconnected (shorted) at or before the pad 92 and are interconnected (shorted) at the opposite ends by a line or short 96.

Ex. A, the '002 Patent, at col. 5, 1, 65 - col. 6, 1, 9 (emphasis added).

Turning next to the prosecution history, nothing in the prosecution history of the '002 Patent contradicts the definition of "shorting" as the ordinary meaning of the term "interconnecting."

Finally, because the publicly available intrinsic record unambiguously defines the scope of the term, any reliance on extrinsic evidence is improper. See Vitronics Corp., 90 F.3d at 1583; see also Phillips, 415 F.3d at 1324. For all of these reasons, the term "interconnecting" is properly construed as "shorting" in claims 1 and 12 of the '002 Patent.

In contrast, Defendants' proposed construction of "electrically connecting" is not supported by the intrinsic record, and should be rejected by this Court.

"resistance" (Claims 1, 2, 3, and 12-14) b.

The term "resistance" has an ordinary meaning of "any component used to cause a voltage drop during current flow." As explained below, all of the intrinsic sources of claim construction support this ordinary meaning, and the term should be so construed.

It is well-known to one of ordinary skill in the art that "resistance" is an intrinsic characteristic of materials and devices. Resistance is a measure of the materials' or devices' opposition to the flow of electric current. All circuit components, regardless of whether the component is a resistor, diode, or transistor, have the characteristic of resistance. The intrinsic

evidence is consistent with this universal understanding in the art, and discloses that semiconductor materials, such as those used to form diodes and transistors, have a measurable value of resistance. For example, the specification suggests that one way to overcome damage to gate material of a thin film transistor is to make the gate material very thin, but acknowledges that a transistor with such a thin gate could not be used in large transistor arrays necessary for LCD backplanes because "the resistivity is then too high." Ex. A, the '002 Patent, at col. 4, ll. 32-34.

In contrast, Defendants' lengthy construction of "resistance" is contrived to narrow the scope of this simple and straightforward claim term. Specifically, Defendants' construction attempts to improperly equate "resistance" with "resistor."

> "A resistance, as it is used in the claims, means a resistor, which is an electric circuit element that has a specified resistance to the flow of electrical current. A resistance does not include switching elements such as transistors and diodes.

There is no support for Defendants' position that switching elements, such as transistors and diodes, do not provide a resistance to electrical current; as such, this construction should be rejected.

"pickup pad" (Claims 3, 4, 6, 14, 15, 17 and 35) c.

When properly construed, the term "pickup pad" is "a conductive area used to electrically connect the back plane to the front plane."

The term "pickup pad" is disclosed in the specification for electrically connecting the back plane to the front plane:

> A backplane pickup contact pad 216 also is provided, which includes a corner 218 for aligning the backplane with the front plane. The pad 216 includes a shunt line 220 which is connected to one set of source or gate lines via a shunt transistor 222 along the edge to be scribed and removed along the line 206. ... There will be at least one corner backplane pickup pad 216 and

preferably there will be two or three, each with their associated shunt transistors.

Ex. A, the '002 Patent, at col. 8, Il. 18-39; see also Fig. 7.

One of ordinary skill in the art would understand the term "pad" to be a conductive area. The pickup pad "picks up" the voltage between the back plane and the front plane, thereby electrically connecting the back plane to the front plane. The prosecution history is consistent with this construction; as such, any reliance on extrinsic evidence is improper. *See Vitronics Corp.*, 90 F.3d at 1583; *see also Phillips*, 415 F.3d at 1324.

LPL's proposed definition is in accordance with the meaning of "pick up pad" to one of ordinary skill in the art. The pickup pad, described in the specification and depicted in Figure 7, is consistent with LPL's construction. In contrast, Defendants' proposed construction of "pickup pad" as "a pad located at the corner region of a backplane for *aligning* the frontplane and backplane" ignores the fact that the pickup pad is used to electrically connect these glass substrates.

d. "shunt switching element" (Claims 3, 4, 8, 9, 14 and 15)

The term "shunt switching element" has an ordinary meaning of "a parallel switching device." As explained below, all of the intrinsic sources of claim construction necessitate this ordinary meaning, and the Court should adopt this construction.

Turning first to the claim language, it is clear that shunt switching elements are devices that couple various elements within the circuit. Specifically, they couple the pickup pad to the resistance. *See*, *e.g.*, Ex. A, the '002 Patent, claims 2-4. Additionally, shunt switching elements couple the inner electrostatic discharge guard ring to the row and column lines. *See*, *e.g.*, Ex. A, the '002 Patent, claim 8.

The specification clearly supports that a switching element includes devices such as transistors or optionally diodes, *i.e.*, switching devices. Throughout the specification, "switching element" refers to a device such as a transistor or diode. For example, the specification discloses "a switching element, transistor 22" Ex. A, the '002 Patent, at col. 3, Il. 48-49; and col. 4, Il. 10-11. Additionally, the specification states that "the shunt transistors 146, 194 and 222, etc. also can be formed as other active switching elements, such as diodes." Ex. A, the '002 Patent, at col. 8, Il. 57-59.

The word "shunt" is used throughout the specification to indicate those elements that are connected in parallel with the protected circuit. In describing the connection between the pickup pad and the row and column lines, and the outer electrostatic discharge guard ring, the specification refers to that portion of the circuitry as composed of "shunt line 220," "shunt transistor 222," "shunt line 224," and "shunt transistor 226." Ex. A, the '002 Patent, at col. 8, ll. 20-26. As shown in Figure 7 of the '002 patent, the pickup pad is connected in parallel with the protected circuit. Furthermore, "shunt transistors 22," coupling the inner electrostatic discharge guard ring to the row and column lines, are arranged in parallel with respect to the protected circuit. See, e.g., Ex. A, the '002 Patent, Figure 5.

The prosecution history is also consistent with LPL's construction. During prosecution, the Examiner addressed the "shunt switching means," citing to U.S. Patent 4,736,271 (hereinafter "the '271 Patent"). The '271 Patent discloses the use of diodes as shunt elements.

See, e.g., Ex. I, the '271 Patent, col. 4, Il. 66-68. These shunt elements are also disclosed as being connected in parallel with respect to the protected circuit. See, e.g., Ex. I, the '271 Patent, Figures 3, and 6-7.

The language of the claims, the specification, and the prosecution history clearly shows that the proper construction of "shunt switching element" is "parallel switching device," which is the ordinary meaning of the term as understood by one of ordinary skill in the art at the time of the invention. As such, any reliance on extrinsic evidence is improper. See Vitronics Corp., 90 F.3d at 1583; see also Phillips, 415 F.3d at 1324.

In contrast, Defendants' proposed construction of "a device that is capable of switching between on and off states (e.g., a transistor or diode) to open or close a by-pass for diverting electrical current" is unclear and not supported by the intrinsic record. Defendants' construction improperly limits the meaning of the term to a device capable only of switching between states. Neither the specification, nor the claims, nor the prosecution history supports limiting the term in this manner. As stated above, the specification expressly refers to the use of transistors, i.e., devices that can control the amount of current through them, and it only references the use of diodes as a possible modification.

Further, the device necessarily must be a parallel device, yet Defendants' proposed construction fails to address this critical feature. At best, "to open or close a by-pass for diverting electrical current" suggests an element that connects to an unspecified secondary circuit. There no relationship between this unclear definition and the word "shunt."

Accordingly, this Court should adopt LPL's proposed construction of "parallel switching device" and reject Defendants' proposed construction.

"outer electrostatic discharge guard ring" (Claim 1, 2, 7, 12, e. 13, 18)

The intrinsic record makes clear that the term "outer electrostatic discharge guard ring" is properly construed as "a closed or open ring, or open L or C-shaped line, outside the active matrix display to provide protection from electrostatic discharges."

Turning first to the claim language, and in fact focusing on the disputed term itself, it is an *outer ring* to *guard* against, or to provide protection from, *electrostatic discharges*. Indeed, claim 1 explicitly recites that the outer electrostatic discharge guard ring "provide[s] protection from electrostatic discharges."

Next, the specification clearly supports both that: (1) the guard ring can be a closed or open ring, or open L or C-shaped line; and (2) the outer guard ring is outside the active matrix display. First, with regard to the shape of a guard ring, the specification explicitly states that, although the guard ring 144 (in this case, the inner guard ring), is illustrated as a closed ring, it could also be "an open L or C-shaped line." Ex. A, the '002 Patent, at col. 7, Il. 18-20. Second, with regard to the "outer" location of the guard ring, the specification discloses that "the outer guard ring 200 is connected to all of one of the source and gate pads (not illustrated)" *Id.* at col. 8, Il. 5-6. It would be clear to one of ordinary skill in the art, especially in view of Figure 1, that the source and gate pads are on the outside of the active matrix display. The prosecution history is also consistent with this construction and, as such, any reliance on extrinsic evidence is improper. *See Vitronics Corp.*, 90 F.3d at 1583; *see also Phillips*, 415 F.3d at 1324.

In contrast, Defendants' proposed construction of "a ring of conductor, located external to the inner electrostatic discharge guard ring if the two rings are used together, for draining off static buildup to prevent electrostatic discharge" is clearly not supported by the intrinsic record. It is indisputable that the outer electrostatic discharge guard ring *cannot* drain off static buildup to prevent electrostatic discharge. One of ordinary skill in the art would understand, and the intrinsic record makes clear, that electrostatic discharge cannot be *prevented*, and, as such, the guard rings serve to provide *protection from*, *not prevention of*, electrostatic discharges. *See*,

e.g., Ex. A, the '002 Patent at col. 1, ll. 2-3; col. 2, ll. 40-41; col. 7, ll. 41-42; and col. 8, l. 28 ("The outer ESD guard ring 200 provides ESD protection.").

Accordingly, this Court should reject Defendants' construction of the term "outer electrostatic discharge guard ring" and adopt LPL's proposed construction of "a closed or open ring, or open L or C-shaped line, outside the active matrix display to provide protection from electrostatic discharges."

f. "inner electrostatic discharge guard ring" (Claim 8)

It is clear from the intrinsic record that the term "inner electrostatic discharge guard ring" is properly construed as "a closed or open ring, or open L or C-shaped line, inside the outer guard ring to provide protection from electrostatic discharges."

Turning first to the claim language, and in fact focusing on the disputed term itself, it is an *inner ring* to *guard* against, or provide protection from, *electrostatic discharges*. Indeed, claim 8 explicitly recites that the inner electrostatic discharge guard ring "provide[s] protection from electrostatic discharges."

Next, the specification clearly supports both that: (1) the guard ring can be a closed or open ring, or open L or C-shaped line; and (2) the inner guard ring is inside the outer guard ring. First, with regard to the shape of a guard ring, the specification clearly states that, "the guard ring 144 [the inner guard ring] is illustrated as a closed ring, but could also be an open L or C-shaped line" Ex. A, the '002 Patent, at col. 7, Il. 18-20. Second, with regard to the relative locations of the guard rings, the specification repeatedly refers to the inner guard ring as being "internal" and to the outer guard ring as being "external." *See*, *e.g.*, Ex. A, the '002 Patent, at col. 2, Il. 54-69.

The prosecution history also supports the relative positions of the inner and outer guard rings. Specifically, to distinguish over the prior art, the Applicant highlighted the novel

117000411

relationship between the inner and outer electrostatic discharge guard rings by emphasizing that a "dual ring is not suggested by any of the references alone or combined." Ex. G, Proposed Response filed July 2, 1990, at p. 2 (emphasis added).

Finally, because the publicly available intrinsic record unambiguously defines the scope of the term, any reliance on extrinsic evidence is improper. *See Vitronics Corp.*, 90 F.3d at 1583; *see also Phillips*, 415 F.3d at 1324.

In contrast, Defendants' proposed construction of "a ring of conductor, located internal to the outer electrostatic discharge guard ring, for draining off electrostatic buildup to prevent electrostatic discharge" is not supported by the intrinsic record. It is indisputable that the inner electrostatic discharge guard ring *cannot* drain off electrostatic buildup to prevent electrostatic discharge. One of ordinary skill in the art would understand, and the intrinsic record makes clear, that electrostatic discharge cannot be *prevented*, and, as such, the guard rings serve to provide *protection from*, *not prevention of*, electrostatic discharges. *See*, *e.g.*, Ex. A, the '002 Patent at col. 2, ll. 52-57.

Accordingly, this Court should reject Defendants' construction of the term "inner electrostatic discharge guard ring" and adopt LPL's proposed construction of "a closed or open ring, or open L or C-shaped line, inside the outer electrostatic discharge ring to provide protection from electrostatic discharges."

2. Terms and Phrases of the '002 Patent That Should Not Be Construed

a. "interconnecting substantially all of said row lines to one another and substantially all of said column lines to one another" (Claim 1 and 12)

The phrase "interconnecting substantially all of said row lines to one another and substantially all of said column lines to one another" does not need construction. If a construction of this phrase must be made, however, it should not be given Defendants' proposed

construction, which not only inexplicably separates the phrase into two separate phrases, but construes the separated phrases to artificially narrow the scope of LPL's patent protection.

Specifically, Defendants construe "interconnecting substantially all of said row lines to one another" to mean "electrically connecting by conductors all, or nearly all, of row lines to one another"; and separately construe "interconnecting . . . substantially all of said column lines to one another" to mean "electrically connecting by conductors all, or nearly all, of column lines to one another." Given that Defendants appear to be construing the phrases identically, their separation is nonsensical and unnecessary. More importantly, however, Defendants' narrow construction is not supported by the intrinsic record. First, nowhere in the specification is "interconnecting" limited to "electrically connecting by conductors." As discussed above, the specification explicitly recites that the row lines and column lines are "interconnected (shorted)" to one another. Ex. A, the '002 Patent, at col. 5, 1. 65 - col. 6, 1. 9 (emphasis added). Second, Defendants also construe, albeit without support, "substantially all" to mean "all, or nearly all." The specification, however, does not require this construction; rather, the specification discloses that the interconnection of the row lines and column lines be sufficient to provide protection from electrostatic discharge. See, e.g., Ex. A, the '002 Patent at col. 6, ll. 26-59. Furthermore, such a construction goes against the open-ended claim format selected by LPL for the '002 Patent (e.g., "comprising . . ."). Thus, the construction of "interconnecting substantially all of said row lines to one another and substantially all of said column lines to one another" should be construed in accordance with the ordinary meaning.

Accordingly, to the extent any construction is necessary, the ordinary meaning of this phrase to one of ordinary skill in the art should apply, and "interconnecting substantially all of said row lines to one another and substantially all of said column lines to one another" should be

construed as "sufficiently interconnecting said row lines to one another and said columns lines to one another to provide protection from electrostatic discharge."

b. "electrostatic discharges" (Claims 1, 8, 12)

The term "electrostatic discharges" is simple, clear, and does not require construction. If a construction of this term must be made, however, it should not be given Defendants' proposed construction of "flow of electrical current caused by a build-up of static electrical charges," which only adds ambiguity to an otherwise straightforward term universally understood in the art. For example, the term "build-up" implies that electrostatic discharges must accumulate gradually over time, yet one of ordinary skill would clearly understand that such may not be the case. Nor is this artificial restriction supported by the intrinsic record. *See*, *e.g.*, Ex. A, the '002 Patent at col. 4, ll. 46-49 ("[e]lectrostatic discharge can occur when a high static electric potential is coupled across at least one pair of the gate lines 18 and the source lines 20."). Moreover, Defendants' proposed construction of "flow" could require steady, smooth, and free passage of electricity. One of ordinary skill in the art would understand that electrostatic discharges do not necessarily "flow." Lightning is an example of an electrostatic discharge that happens suddenly. The electrical current passes suddenly from one place to another, *i.e.*, from the sky to the earth. For a TFT transistor, the electrical charge on a source terminal of a transistor passes suddenly to the gate terminal; it is neither a gradual flow nor a "draining off," as Defendants suggest.

To the extent construction of the term "electrostatic discharges" is necessary, the plain and ordinary meaning of this term should apply, and "electrostatic discharges" should be construed as "a release of current resulting from a voltage differential caused by static electricity."

"coupled to said interconnected row and column lines via a c. resistance" (Claims 1 and 12)

The phrase "coupled to said interconnected row and column lines via a resistance" does not need construction. The meaning of the term "coupled" is plain on its face. If a construction of this phrase must be made, however, it should not be given Defendants' proposed construction of "linked through one or more resistors to the interconnected column lines and the interconnected row lines." First, as discussed above, Defendants improperly limit the term "resistance," to a single type of component: a resistor. Second, by limiting the term "coupled" to require linking through one or more resistors, Defendants have defined "coupled" even more narrowly than they have defined "interconnecting," which Defendants have construed as "electrically connecting." It is indisputable that one of ordinary skill in the art would understand that the reverse is true, and that the intrinsic record of the '002 Patent does nothing to alter the ordinary meaning of the word "coupled."

In view of the foregoing, the phrase "coupled to said interconnected row and column lines via a resistance," which uses commonly understood words and, therefore, should be given its ordinary meaning, see Phillips, 415 F.3d at 1313, is properly construed as "electrically connected to said interconnected row and column lines via a resistance."

d. "removing said outer guard ring and row and column interconnections" (Claims 1 and 12)

In its proper context, the meaning of the phrase "removing said outer guard ring and row and column interconnections" does not require construction. If a construction of this phrase must be made, however, it should not be given Defendants' proposed construction of "electrically disconnecting the interconnections between rows and between columns and disconnecting rows and columns from the outer guard ring." This construction is not supported

by the plain meaning of the phrase, and is contradicted by the claim language and the specification.

In effect, Defendants are impermissibly treating the claim terms as "a nose of wax," for example, by construing the same occurrence of the term "removing" to mean both "electrically disconnecting" and "disconnecting." Such a construction cannot stand.

The meaning of the term "removing" is plain on its face and does not require construction. To the extent any construction is necessary, the plain and ordinary meaning of this term should apply and "removing said outer guard ring and row and column interconnections prior to completion of the display" should be construed as "physically disconnecting said guard ring and row and column interconnections."

"corner pad" (Claims 7 and 18) e.

In its proper context, the meaning of the term "corner pad" does not require construction. If a construction of this term must be made, however, it should not be given Defendants' proposed construction of "a pad of metal or other conductive materials that is located at the corner of an outer guard ring, and electrically connected with the outer ring." Such a construction is untenable in view of claim language alone.

Specifically, the claim language (claims 7 and 18) explicitly recites that the corner pad is formed "on at least one corner of the display," and not at a "corner of the outer guard ring." Moreover, the corner pad is not "electrically connected with the outer guard ring," but rather is formed, and "align[ed] [with] scribe lines . . . for removing said outer guard ring."

To the extent construction of the term "corner pad" is necessary, the plain and ordinary meaning to one of ordinary skill in the art should apply, and "corner pad" should be construed as "a reference mark for cutting."

f. "scribe line" (Claims 7 and 18)

The meaning of the term "scribe line" is plain on its face and does not require construction. If a construction of this term must be made, however, it should not be given Defendants' proposed construction of "a predefined line along which the glass substrate can be marked with a sharp tool either to disconnect the conductor patterns along the line or to initiate the fracture of the glass substrate along the line." Such a construction is not supported by the intrinsic record and is clearly contrived to narrow artificially the scope of a simple and straightforward claim term.

To the extent any construction is necessary, the plain and ordinary meaning of should apply, and "scribe line" should be construed to mean "cutting line based on reference marks."

"aligning scribe lines with said corner pad for removing said g. outer guard ring and row and column intersections" (Claims 7 and 18)

The phrase "aligning scribe lines with said corner pad for removing said outer guard ring and row and column intersections" does not require construction. If a construction of this phrase must be made, however, it should not be given Defendants' proposed construction of "aligning each scribe line with one edge of the corner pad for removing the outer guard ring and row and column interconnections." Among other things, Defendants fail to construe "aligning," which is the only claim term first introduced in the proposed phrase. The reason for Defendants' apparent oversight is clear: to narrow improperly, without any basis whatsoever in the intrinsic record, the term "said corner pad" to mean "one edge of the corner pad." Such a construction cannot stand.

The meaning of the term "aligning" is plain on its face and does not require construction. To the extent any construction is necessary, the plain and ordinary meaning of this term should apply and "aligning" should mean "adjusting."

The meaning of the phrase "on the pad part" is plain on its face and does not require construction. To the extent any construction is necessary, the plain and ordinary meaning of this phrase should apply, and "on the part" should be construed as "at or along, or in proximity to, the pad part."

V. <u>CONCLUSION</u>

For all of the foregoing reasons, LPL submits that the Court construe the above disputed phrases in accordance with LPL's proposed constructions.

March 8, 2006

THE BAYARD FIRM

/s/ Richard D. Kirk (rk0922) 222 Delaware Avenue, Suite 900 P.O. Box 25130 Wilmington, DE 19899-5130 (302) 655-5000

Counsel for Plaintiff LG.PHILIPS LCD CO., LTD.

OF COUNSEL:
Gaspare J. Bono
Matthew T. Bailey
Cass W. Christenson
McKenna Long & Aldridge LLP
1900 K Street, N.W.
Washington, D.C. 20006
(202) 496-7500

CERTIFICATE OF SERVICE

The undersigned counsel certifies that, on March 8, 2006, he electronically filed the foregoing document with the Clerk of the Court using CM/ECF, which will send automatic notification of the filing to the following:

Robert W. Whetzel, Esq. Matthew W. King, Esq. Richards, Layton & Finger One Rodney Sqare P.O. Box 551 Wilmington, DE 19899

The undersigned counsel further certifies that copies of the foregoing document were sent by email and hand to the above counsel and by email and first class mail to the following non-registered participants:

Christine A. Dudzik, Esq. Thomas W. Jenkins, Esq. Howrey LLP 321 North Clark Street **Suite 3400** Chicago, IL 60610

Teresa M. Corbin, Esq. Glenn W. Rhodes, Esq. Howrey LLP 525 Market Street Suite 3600 San Francisco, CA 94105

/s/ Richard D. Kirk (rk0922) Richard D. Kirk

EXHIBIT B-4

IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

LG. PHILIPS LCD CO. LTD,

:

Plaintiff,

:

v.

: Civil Action No. 05-292-JJF

TATUNG COMPANY, TATUNG COMPANY
OF AMERICA, INC., CHUNGWHA
PICTURE TUBES LTD., and
VIEWSONIC CORP.,

:

Defendants.

ORDER

At Wilmington, this B Day of June, 2006, for the reasons set forth in the Memorandum Opinion issued this date,

IT IS HEREBY ORDERED that for the purposes of United States

Patent No. 6,738,121, the following terms and phrases are

construed as follows:

- 1. The term "interconnecting," as used in claim 1, means "electrically connecting with conductors;"
- 2. The phrase "removing said outer guard ring and row and column interconnections," as used in claims 1 and 12, means "physically disconnecting said guard ring and row and column interconnections;"
- 3. The term "outer electrostatic discharge guard ring," as used in claims 12, 19, and 30, means "a closed or open ring, or

open L or C-shaped line, outside the active matrix display to provide protection from electrostatic discharges;"

- 4. The term "resistance," as used in claims 1, 2, 3, 12, 13, 14, 19, 20, 21, 30, 31, and 32, means "a circuit component that has a specified resistance to the flow of electric current and is used to minimize the current surge from electrostatic discharge;"
- 5. The term "corner pad," as used in claims 7, 18, 25, and 36, means "an area of conductive material;"
 - 6. The Court declines to construe the term "pickup pad."

UNITED STATES DISTRICT JUDGE

EXHIBIT B-5



Merriam-Websters Collegiate® Dictionary

TENTH EDITION

Merriam-Webster, Incorporated Springfield, Massachusetts, U.S.A.



A GENUINE MERRIAM-WEBSTER

The name Webster alone is no guarantee of excellence. It is used by a number of publishers and may serve mainly to mislead an unwary buyer.

Merriam-Webster™ is the name you should look for when you consider the purchase of dictionaries or other fine reference books. It carries the reputation of a company that has been publishing since 1831 and is your assurance of quality and authority.

Copyright © 1993 by Merriam-Webster, Incorporated

Philippines Copyright 1993 by Merriam-Webster, Incorporated

Library of Congress Cataloging in Publication Data Main entry under title:

Merriam-Webster's collegiate dictionary. — 10th ed.

p.

Includes index.

ISBN 0-87779-708-0 (unindexed). — ISBN 0-87779-709-9 (indexed).

- ISBN 0-87779-710-2 (deluxe)
- 1. English language—Dictionaries. I. Merriam-Webster, Inc.

PE1628.M36

423-dc20

93-20206

COLLEGIATE is a registered trademark of Merriam-Webster, Incorporated

A S. C. Salverday and also and

All rights reserved. No part of this book covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, taping, or information storage and retrieval systems—without written permission of the publisher.

Made in the United States of America

3456RMcN93 bosen Teop 3 (reledale entimole Abbı

1174 subset • subsumption

QUIOUS implies fawning or sycophantic compliance and exaggerated deference of manner (waiters who are obsequious in the presence of celebrities).

sub-set \'sab-set\ n (1902): a set each of whose elements is an element of an inclusive set

OUIOUS implies tawning or sycophanic compinent and deference of manner (waiters who are obsequious in the presence of deference of manner (waiters who are obsequious in the presence of celebrities), sub-set (vab., set) a feet of the terminal part of the new growth which is killed back annually; also: a low shrub sub-side vab-sid visub-side sub-side sub-side sub-side sub-side vab-side sub-side sub-s

n sub-so-lar point \,səb-'sō-lər-\ n (ca. 1908): the point on the surface of the earth or a planet at which the sun is at the zenith sub-son-ic \,səb-'sā-nik\ adj [ISV] (1937) 1: of, relating to, or being a speed less than that of sound in air 2: moving, capable of moving, or utilizing air currents moving at a subsonic speed 3: INFRASONIC 1—sub-son-i-cal-ly \-\ni-k(s-)l\delta\/ adv sub-space \'sab-sp\delta\bar{s}\delta\/ sib-'sp\delta\/ sib-'

sub specie ae-ter-ni-ta-tis \sub-spe-kē-,ā-,ī-,ter-nə-'tā-təs\ adv [NL, lit., under the aspect of eternity] (1895): in its essential or universal

sub specie ae-ter-ni-ta-tis \sub-'spe-kē,ā-lī-ter-na-'tā-tas\ aav [NL] lit., under the aspect of eternity] (1895): in its essential or universal form or nature:

sub-species-\(\frac{1}{2}\)'sb-spē-shēz, -sēz\\\ n [NL] (1699): a subdivision of a species: as a: a category in biological classification that ranks immediately below a species and designates a population of a particular geographical region genetically distinguishable from other such populations of the same species and capable of interbreeding successfully with them where its range overlaps theirs \(b: a \) a named subdivision (as a race or variety) of a taxonomic species \(c: \) Subgroup \(\) \(\lambda \) of economy fares —Michael DiPaola\(\righta \) — sub-specific \(\)_sob-spi-isi-fik\(\adj \) sub-stage \(\lambda \) sub-stance \(\lambda \) sub-stare to stand under, fr. sub- + stare to stand — more at STAND[\(\lambda \) (14c) \(\lambda \) a essential nature: ESSENCE \(\lambda \): a indicate \(\lambda \) indicate \(\lambda \) sub-stance \(\lambda \) sub-stare to stand under \(\lambda \) sub-stance \(\lambda \) s

substance abuse n (1982): excessive use of a drug (as alcohol, narcotics, or cocaine): use of a drug without medical justification—substance abuser n

ics, or cocaine): use of a drug without medical justification—substance abuser n substance P n (1934): a neuropeptide that consists of 11 amino acid residues, that is widely distributed in the brain, spinal cord, and peripheral nervous system, and that acts across nerve synapses to produce prolonged postsynaptic excitation sub-stan-dard\(\text{Aso}\) - stan-dard\(\text{Aso}\) - deviating from or falling short of a standard or norm: as a : of a quality lower than that prescribed by law b: conforming to a pattern of linguistic usage existing within a speech community but not that of the prestige group in that community c: constituting a greater than normal risk to an insurer: sub-stan-tial\(\text{sa}\) - stan(t)-shol\(\text{adj}\) (14c) 1 a: consisting of or relating to substance b: not imaginary or illusory: Real TRUE c: IMPOR TANT. ESSENTIAL 2: ample to satisfy and nourish: FULL (a \times meal)\(\text{: a} \) a: possessed of means: WELL-TO-Do b: considerable in quantities of the prescribed of the substantial in a substantial in the substantial in substantial in the substantial in substantial i

sub-stan-tial-ly \-'stan(t)-sh(o-)le\ adv — sub-stan-tial-ness \-'stan(t)-shol-nos\ n \
sub-stan-tia ni-gra \sob-,stan(t)-shō-o-'nī-gra, -'nī-\ n, pl sub-stan-tī-ae ni-gra \-chō-,ē-'nī-(.)grē, -'nī-\ [NL, lit., black substance] (1882) \: a layer of deeply pigmented gray matter situated in the midbrain and containing the cell bodies of a tract of dopamine-producing nerve cells whose secretion tends to be deficient in Parkinson's disease sub-stan-ti-ate \sob-'stan(t)-shō-,āt\ vi -at-ed; -at-ing (1657) 1: to give substance or form to: EMBODY 2: to establish by proof or competent evidence: \vertice \text{VERIFY} \(\sim \) a charge\ \ \ syn see CONFIRM — sub-stan-ti-at-tive \-'stan(t)-shō-,ā-tiv\ adj

area sub-stit-u-ent \sob-'sti-cho-wont, -'stich-wont\ n [L substituent-, sub-stituens, prp. of substituere] (ca. 1896): an atom or group that replaces another atom or group in a molecule— substituent adj sub-sti-tut-able \'sob-sto-t\"u-to-bol, -'t\"u-\ odj (1805): capable of being substituted— sub-sti-tut-able-i-t\"u,sob-sto-t\"u-to-bol, -'t\"u-\ odj (1805): capable of being substituted— sub-sti-tut-able-i-t\"u,sob-sto-t\"u-to-bol-o-t\"u,sob-sto-t\"u-to-bol-o-

-tyu-\ n

| sub-sti-tute \'səb-stə-tüt, -tyüt\ n [ME, fr. L substitutus, pp. of substituere to put in place of, fr. sub- + statuere to set up, place — more at

STATUTE] (15c): a person or thing that takes the place or function of
another — substitute adj

substitute vb -tut-ed; -tut-ing vt (1588) 1 a: to put or use in the
place of another b: to introduce (an atom or group) as a substituent;
also: to alter (as a compound) by introduction of a substituent (a substituted benzene ring) 2: to take the place of: REPLACE ~ vi: to
serve as a substitute

substitution cipher n (1936): a cipher in which the letters of the plaintext are systematically replaced by substitute letters — compare TRANSPOSITION CIPHER

plaintext are systematically replaced by substitute letters — compare TRANSPOSITION CIPHER sub-sti-tu-tive \'sab-sta-\tiu-tive \'sab-sta-\tiu-tive-\y ady ady sub-strate \'sab-sta-\tiu-tive \'y ady sub-strate \'sab-\tiu-tive \'y ady sub-strate \'y ady sub-sum-sing \[y \] \(\text{In} \) \(\text{In} \)

subsumere] (1651): the act or process of subsuming

sur-fa filt not ext sub-sur-fa-thing locat sub-teen \' sub-tem-pe colder part abten-an

Liten-an gub-tend \
fiendere to s
extend fror
extend fix the iaken as tl width and to detern ent and us abract that sub-ter-fug escape, eva under) + 1 by artifice ceptive d ub∙ter•mi• occurring 1 tail feather es, -nyəs\ c (1603) 1: existing sub-ter-ra sub-text \'... (as of a lite sub-thresh quate to pr sub-til-est 1: SUBTLE, CIOUS, DISC sub-tile-no sub-til-i-sir subtilis, spe to belong] (Bacillus ar sub-til-ize think subti-shen, seb-ti-sub-til-ty \ sub-ti-tle 2: a printe between the or televisio 'subtitle vt sub-tle \'s= tured, fr. s more at TEC sound 2 sense b: deeply and craftsma FUL, CRAFT sub-tle-ne sub-tle-ty tilitat-, sub sub-ton-ic tonic] (ca. sub-to-tal ²sub•to•tal nearly to sub-tract \ beneath, w by or as if I to perform sub-trac-tio subtracting an individu from anoth sub-trac-ti stituting or : sub-tra-her : trahere] (16) sub-trop-i-(1842): of sub-trop-ic fr. suere to fine point (of a jellyfis sub-urb \'s: more at su smaller cor

c pl: the r

Sub-ur-bar sub-ur-ban

EXHIBIT C-2

shin

Office Action Summary

Application No. 08/781,188

Applicant(s)

Examiner

Tiep Nguyen

Group Art Unit 2515

1	П		П	I	Ш		
			li				
	Ш		Ш			Ш	

Responsive to communication(s) filed on								
☐ This action is FINAL.								
☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11; 453 O.G. 213.								
A shortened statutory period for response to this action is set to expire3 month(s), or thirty days, whichever is longer, from the mailing date of this communication. Failure to respond within the period for response will cause the application to become abandoned. (35 U.S.C. § 133). Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).								
Disposition of Claims								
X Claim(s) 7-9, 11-15, and 17-20	is/are pending in the application.							
Of the above, claim(s)	is/are withdrawn from consideration.							
X Claim(s) 15 and 17-20	is/are allowed.							
X Claim(s) 7-9, 11, 13, and 14	is/are rejected.							
X Claim(s) 12	is/are objected to.							
☐ Claims	are subject to restriction or election requirement.							
Application Papers See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948. The drawing(s) filed on is/are objected to by the Examiner. The proposed drawing correction, filed on is approved disapproved. The specification is objected to by the Examiner. The oath or declaration is objected to by the Examiner. Priority under 35 U.S.C. § 119 Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d). All Some* None of the CERTIFIED copies of the priority documents have been received. The cerived in Application No. (Series Code/Serial Number) 08/616,291 *Certified copies not received:								
Acknowledgement is made of a claim for domestic Attachment(s) Notice of References Cited, PTO-892 Information Disclosure Statement(s), PTO-1449, Pa Interview Summary, PTO-413 Notice of Draftsperson's Patent Drawing Review, Pto-152 Notice of Informal Patent Application, PTO-152	√ per No(s)3							

U. S. Patent and Trademark Office PTO-326 (Rev. 9-95)

Office Action Summary

Part of Paper No. ___4

Serial Number: 8/781,188 Page 2

-Art Unit: 2515

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 8,11,14 are rejected under 35 U.S.C. 102(b) as being anticipated by Kakuda'933.

The above claims are anticipated by Kakuda's figure 6 which discloses a wiring structure of an LCD device comprising:

- a substrate (10);
- a first conductor (29L) formed on the substrate as claimed;
- a first insulative layer (12) having a first via hole (28) exposing a portion of the first conductor;
- a second conductor (32L) formed on a portion of the first insulative layer as claimed;
- a second insulative layer (25) having a second via hole (28) and third via hole (28) as claimed;
- a third conductor (31) as claimed.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person

Serial Number: 8/781,188 Page 3

Art Unit: 2515

ſ.

having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 7,9,13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kakuda'933.

Regarding the above claims, <u>Kakuda</u> discloses the claimed invention except for the use of ITO for the third conductor. The use of such material for conductors in LCD devices is well known in the art. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use ITO for the third conductor because such material has been proven in the art as a good and reliable conductor; furthermore, its thin-film characteristics is especially beneficial for use in LCD devices where compactness and minimal overall thickness of the devices are desired.

Allowable Subject Matter

- 5. Claims 15, 17-20 are allowed.
- 6. Claim 12 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Serial Number: 8/781,188

Page 4

Art Unit: 2515

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Examiner Tiep H. Nguyen whose telephone number is (703) 305-3496.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-1615.

> SUPERVISORY PATENT EXAMINER **GROUP 2500**

EXHIBIT C-3

NOV 1 7 1997 0 3

PATENT Attorney Docket No. 4805.0110-01

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	(OB)
Woo Sup SHIN	$\{$
Serial No.: 08/781,188) Group Art Unit: 2515
Filed: January 10, 1997) Examiner: T. Nguyen
For: LIQUID CRYSTAL DISPLAY DEVICE AND A METHOD OF MANUFACTURING THE SAME	RECEIVED
Sir:	GROUP 2500

Amendment

In response to the Office Action mailed on August 1, 1997, the period for response to which extends through December 1, 1997, by reason of a petition and fee for a one-month extension of time filed concurrently herewith, please amend the application as follows:

IN THE CLAIMS

Please cancel claim 12 without prejudice or disclaimer and amend claims 7, 8,

11, and 14 as follows:

(Amended) A wiring structure comprising:

a substrate;

a first conductive layer formed on a first portion of said substrate;

FINNEGAN, HENDERSC I, FARABOW, GARRETT & DUNNER, L. L. P. 4300 I STREET, N. W. WASHINGTON, D. C. 20005 202-408-4000

M

a first insulative layer formed on a second portion of said substrate and on said first conductive layer;

a second conductive layer formed on a first portion of said first insulative layer; a second insulative layer formed on said second conductive layer and on a second portion of said first insulative layer overlying said first conductive layer; an indium tin oxide layer formed on said second insulative layer,

wherein a first contact hole is provided through said first and second insulative layers to expose part of said first conductive layer and a second contact hole is provided through said second insulative layer to expose part of said second conductive layer, said indium tin oxide layer extends through said first and second contact holes to electrically connect said first conductive layer with said second conductive layer, and wherein one of said first and second conductive layers is connected to one of a

(Amended) A wiring structure comprising:

plurality of terminals of a thin film transistor.

a substrate:

a first [conductor] conductive layer formed on a portion of said substrate; a first insulative layer having a first via hole exposing a portion of said first

[conductor] conductive layer;

a second [conductor] conductive layer formed on a portion of said first insulative layer;

LAW OFFICES FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L. L. P. 1300 I STREET, N. W. WASHINGTON, D. C. 20005

- 2 -

a second insulative layer having a second via hole exposing said exposed portion of the first conductive layer and having a third via hole exposing a portion of the second conductive layer;

a third conductive layer formed on said second insulative layer and electrically connecting said first conductive layer to said second conductive layer through said first, second, and third via holes.

wherein one of said first and second conductive layers is connected to one of a plurality of terminals of a thin film transistor.

(Amended) A liquid crystal display device comprising:

a substrate having a primary surface;

a first conductive layer disposed on a predetermined region of said primary surface;

a first insulating layer formed overlying said primary surface including said first conductive layer, said first insulating layer including a first contact hole exposing a predetermined portion of said first conductive layer;

a second conductive layer formed on a predetermined region of said first insulating layer;

a second insulating layer formed overlying said [substrate] <u>primary</u> surface including said second conductive layer, said second insulating layer having a second contact hole exposing a predetermined portion of said second conductive layer and said first contact hole region; and

LAW OFFICES
FINNEGAN, HENDERSON,
FARABOW, GARRETT
& DUNNER, L. L. P.
1300 I STREET, N. W.
WASHINGTON, D. C. 20005
202-408-4000

M

- 3 -



a third conductive layer formed on said second insulating layer and electrically connected to said first and second conductive layers via said first and second contact holes.

ocument 385-5

wherein one of said first and second conductive layers is connected to one of a plurality of terminals of a thin film transistor.

4. (Amended) A method of manufacturing a liquid crystal display device, comprising the steps of:

forming a first conductive layer pattern on a substrate, said first conductive layer pattern being connected to a first terminal of a thin film transistor;

forming a first insulating layer overlying a surface of said substrate including said first conductive layer pattern;

forming a second conductive layer pattern on said first insulating layer, said second conductive layer pattern being connected to a second terminal of the thin film transistor:

forming a second insulating layer overlying said substrate including said second conductive layer pattern;

selectively etching said first and second insulating layers to form a first contact hole and a second contact hole exposing said first conductive layer pattern and said second conductive layer pattern, respectively; and

forming a third conductive layer on said second insulating layer, said third conductive layer electrically connected to said first and second conductive layer patterns via said first and second contact holes, respectively.

LAW OFFICES FINNEGAN, HENDERSON, FARABOW, GARRETT DUNNER, L. L. F

1300 I STREET, N. W. WASHINGTON, D. C. 20005 202-408-4000



- 4 -

Remarks

Document 385-5

In the Office Action, the Examiner rejected claims 8, 11, and 14 under 35 U.S.C. § 102(b) as anticipated by Kakuda et al. (U.S. Pat. 5,162,933) and rejected claims 7, 9, and 13 under 35 U.S.C. § 103(a) as unpatentable over Kakuda et al. In addition, the Examiner allowed claims 15 and 17-20 and objected to claim 12, but indicated that it would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

As indicated above, the Examiner allowed claims 18-20. However, claims 18 and 19 depend from rejected claim 8, and claim 20 depends from rejected claim 14. Therefore, it is unclear whether the Examiner mistakenly allowed the claims or intended to object to the claims as being allowable but depending from a rejected base claim. Applicant respectfully request clarification of the Examiner's action regarding claims 18-20.

By this Amendment, Applicant has amended claim 11 essentially to include the recitations of canceled claim 12. As amended, claim 11 recites that a wiring structure includes a third conductive layer formed on a second insulating layer and electrically connected to first and second conductive layers via first and second contact holes, wherein one of the first and second conductive layers is connected to one of a plurality of terminals of a thin film transistor. The terminals of a thin film transistor correspond to the gate, source, and drain.

The Examiner rejected claims 8, 11, and 14 under §102(b) as anticipated by

Kakuda et al. Kakuda et al. discloses that connection land 29L is formed integrally with

LAW OFFICES
FINNEGAN, HENDERSON,
FARABOW, GARRETT
& DUNNER, L.L.P.
1300 I STREET, N. W.
WASHINGTON, D. C. 20005
202-408-4000



Kakuda et al.

one end portion of each storage capacitor line 29, and connection land 32L is connected via a wire 32W to an external connection terminal 32X formed integrally with wire 32W at one marginal position of a base plate 10 (column 5, lines 6-20). Therefore, Kakuda et al. fails to disclose or suggest connection lands 29L or 32L being connected to a terminal of a thin film transistor. Thus, claim 11 is patentably distinguishable from

Claim 8, as amended, recites a wiring structure similar to claim 11, including one of the first and second conductive layers being connected to one of a plurality of terminals of a thin film transistor. Therefore, claim 8 is patentably distinguishable from Kakuda et al. for the same reasons as claim 11.

Claim 14 has been amended to recite a method of manufacturing a liquid crystal display device, including the steps of forming a first conductive layer pattern on a substrate, the first conductive layer pattern being connected to a first terminal of a thin film transistor and forming a second conductive layer pattern on a first insulating layer, the second conductive layer pattern being connected to a second terminal of the thin film transistor. Therefore, claim 14 is also patentably distinguishable from Kakuda et al. for the same reasons as claim 11.

The Examiner also rejected claims 7, 9, and 13 under § 103 as being unpatentable over Kakuda et al. In particular, the Examiner admitted that Kakuda et al. does not disclose the use of ITO for the third conductor. The Examiner asserted, however, that the use of ITO as a conductor in an LCD device is well known in the art.

LAW OFFICES
FINNEGAN, HENDERSON,
FARABOW, GARRETT
& DUNNER, L. L. P.
1300 I STREET, N. W.
WASHINGTON, D. C. 20005
202-408-4000

Even if the Examiner's assertion is correct, Kakuda et al. fails to render obvious claims 7, 9, and 13. In particular, claim 7, as amended, recites that a wiring structure similar to claim 11 includes one of the first and second conductive layers being connected to one of a plurality of terminals of a thin film transistor, which Kakuda et al. fails to disclose or suggest as discussed above with respect to claim 11. Therefore claim 7 is patentably distinguishable from Kakuda et al. Claims 9 and 13 are also patentably distinguishable from Kakuda et al. by reason of their dependence from claims 8 and 11, respectively, as well as their additional recitations.

In addition, claims 18-19 and 20 are also patentably distinguishable from Kakuda et al. by reason of their dependence from claims 8 and 14, respectively, as well as their additional recitations.

Applicant respectfully submits that claims 7-9, 11, 13-15, and 17-20 are in condition for allowance. Reconsideration of the application and the allowance of the pending claims are respectfully requested.

To the extent any extension of time under 37 C.F.R. 1.136 is required to obtain entry of this response, such extension is hereby requested. If there are any fees due under 37 C.F.R. 1.16 or 1.17 which are not enclosed, including any fees required for an

LAW OFFICES FINNEGAN, HENDERSON, FARABOW, GARRETT 8 DUNNER, L. L. P. 1300 I STREET, N. W. WASHINGTON, D. C. 20005 202-408-4000

extension of time under 37 C.F.R. 1.136, please charge those fees to our Deposit Account No. 06-916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.

By:

Andrew Chanho Sonu Reg. No. 33,457

Dated: November 17, 1997

FINNEGAN, HENDERSON, FARABOW, GARRETT 8 DUNNER, L. L. P. 1300 I STREET, N. W.

LAW OFFICES

WASHINGTON, D. C. 20005 202-408-4000

EXHIBIT C-4



UNITED STATES PATENT APPLICATION FOR LIQUID CRYSTAL DISPLAY DEVICE

AND A METHOD OF MANUFACTURING THE SAME

BY

WOO SUP SHIN

WHAT IS CLAIMED IS:

- 1. A pad for providing and electrical connection to a data electrode of a switching device, said pad comprising:
 - a portion of said data electrode; and
- a layer of indium tin oxide provided on said portion of said data electrode.
 - 2. A liquid crystal display device comprising:
 - a switching element having a data electrode; and
- a pad including a portion of side data electrode and a layer of indium tin oxide provided on said data electrode and a layer of indium tin oxide provided on said portion of said data electrode
 - 3. An electrical contact comprising:
 - a substrate;
 - a conductive layer formed on said substrate;
- First and second insulative layers formed on said conductive layer, said first and second insulative layers including a common hole exposing a portion of said conductive layer, a sidewall of said hole being substantially smooth; and
- a layer of indium tin oxide (ITO) provided on said exposed portion of said conductive layer.
 - 4. A liquid crystal display device comprising:
 - a data line; and
 - a pad, said pad including:
 - a portion of said data line,\and
- a layer of indium tin oxide (TTO) provided on said data line.

- 5. A pad comprising:
- a substrate;
- a first insulative layer having a contact hole exposing a portion of said substrate;
- a second /insulative layer having a second contact hole aligned with said first contact hole;
- a first conductive layer formed on said exposed surface of said substrate; and
- a second conductive layer formed on said first conductive layer.
- 6. A pad in accordance with claim 5, wherein said second conductive layer includes indium tin oxide.
 - 7. A wiring structure comprising:
 - a substrate;
- a first conductive layer formed on a first portion of said substrate;
- a first insulative layer formed on a second portion of said substrate and on said first conductive layer;
- a second conductive layer formed on a first portion of said insulative layer;
- a second insulative layer formed on said second conductive layer and on a second portion of said first insulative layer overlying said first conductive layer;
- an indium tin oxide layer formed on said second insulative layer,

wherein a first contact hole is provided through said first and second insulative layer to expose part of said first conductive layer and a second contact hole is provided through said second insulative layer to expose part of said second conductive layer, said indium tin oxide layer extends through said first and second contact holes to electrically connect said first\conductive layer with said second conductive layer.

- 8. A wiring structure comprising:
- a substrate;
- a first conductor layer formed on a portion of said substrate:
- a first insulative layer having a first via hole exposing a portion of the fixst conductor layer;
- a second conductor formed on a portion of said first insulative layer;
- a second insulative layer having a second via hole exposing said exposed portion of the first conductive layer and having a third via hole exposing a portion of the second conductive layer; and
- a third conductive layer formed on said second insulative layer and electrically connecting said first conductive layer to said second conductive layer through said first, second, and third via holes.
- 4. A wiring structure in accordance with claim 2/2, wherein said third conductive layer includes indium tin oxide.
- 10. A method of manufacturing an electrical contact structure comprising the steps of:

depositing a first conductive layer on a surface of substrate;

depositing a first insulative layer on said first conductive layer and said surface of substrate;

depositing a second insulatvie layer on a portion of said insulative layer overlying said first conductive layer;

selectively removing, in a single etch step, portions of said first and second insulative layers to expose a part of said first conductive layer; and

depositing a layer of indium tin oxide on said exposed portion of said first conductive layer.

- 11. A laquid crystal display device comprising:
- a substrate having a primary surface;
- a first conductive layer disposed on a predetermined region of said primary surface;
- a first insulating layer formed overlying said primary surface including said first conductive layer, said first insulating layer including a first contact hole exposing a predetermined portion of said first conductive layer;
- a second conductive layer formed on a predetermined region of said first insulating layer;
- a second insulating layer formed overlying said substrate surface including said second conductive layer, said second insulating layer having a second contact hole exposing a predetermined portion of said second conductive layer and said first contact hole region; and
- a third conductive layer formed on said second insulating layer and electrically connected to said first and second conductive layers via said first and second contact holes.
- 12. A liquid crystal display device in accordance with claim 11, wherein said first conductive layer is a gate electrode and said second conductive layer is a source

13. A liquid crystal display device in accordance with claim 11, wherein said third conductive layer includes material suitable for forming a pixel electrode.

14. A method of manufacturing a liquid crystal display device, comprising the steps of:

forming a first conductive layer pattern on a substrate; forming a first insulating layer overlying a surface of said substrate including said first conductive layer pattern; forming a second conductive layer pattern on said first

insulating layer;

forming a second insulating layer overlying said substrate including said second conductive layer pattern;

selectively etching said first and second insulating layer to form a first contact hole and a second contact hole exposing said first conductive layer pattern and said second conductive layer pattern, respectively; and

forming a third conductive layer on said second insulating layer, said third conquetive layer electrically connected to said first and conductive layer patterns via said first and second contact holes, \respectively.

15. A liquid crystal display device comprising:

- a substrate;
- a first conductive layer on said substrate including:
- a gate electrode,
- a gate pad, and
- a source pad;
- a gate insulating film on said surface of said substrate,

a semiconductor layer on said portion of said gate insulating film;

an impurity-doped semiconductor layer on said semiconductor layer;

a source electrode and a drain electrode on said semiconductor layer;

a passivation layer overlying said source pad, said drain electrode, said gate pad, and said source electrode;

a first contact hole provided through said passivation layer and said gate insulating film exposing said source pad;

a second contact hole provided through said passivation layer exposing said drain electrode;

a third contact hole provided through said passivation layer and said gate insulating film exposing said gate pad;

a fourth contact hole provided through said passivation layer exposing said source electrode;

a pixel electrode electrically connected with said drain electrode via said second contact hole; and

a transparent conductive layer electrically connecting said source pad with said source electrode via said first contact hole and said fourth contact hole.

16. A method of manufacturing a liquid crystal display device, comprising the steps of:

forming a first conductive layer on a substrate;

patterning said first conductive layer to form a gate
electrode and a gate pad;

forming an insulating film on said substrate including said gate electrode and said gate pad;

forming a semiconductor layer on said insulating film; forming an impurity-doped semiconductor layer on said semiconductor layer

selectively removing a portion of said impurity doped semiconductor layer and\said semiconductor layer, except for a portion overlying said gate electrode;

forming a second conductive layer on said substrate; pattering said second conductive layer to form a source electrode, a source pad, and a drain electrode, said source electrode connected to said soutce pad;

forming passivation film on the entire surface of said subsrate;

selectively etching said passivation film and said insulating film to form a first contact hole to expose said source pad, a second contact hole to expose a portion of said drain electrode, and a third contact hole to expose said gate pad;

forming a transparent conductive layer on said substrate; and patterning said transparent conductive laxer to form a first transparent conductive layer pattern connected with said source pad via said first contact hole, a pixel electrode connected with said drain electrode through said secnond contact hole, and a second transparent conductive layer connected with said gate pad through said third contact hole.

1 1. A method of manufacturing a liquid crystal display device, comprising the steps of:

Case 1:06-cv-00726-01F

forming a first conductive layer on a substrate; patterning said first conductive layer to form a gate electrode, a gate pad and a source pad;

forming an insulating film on said substrate including said patterned conductive layer;

forming a semiconductor layer on said insulating film; forming an impurity-doped semiconductor layer on said semiconductor layer;

patterning said impurity-doped semiconductor layer and said semiconductor layer to form an active layer;

forming a second conductive layer overlying said substrate including said active layer;

patterning said second conductive layer to form source electrode and a drain electrode on said active layer;

forming a passivation film overlying said substrate including said source pad, a portion of said drain electrode, said gate pad portion, and a portion of said source electrode;

selectively etching said passivation film and said insulating film to form a first contact hole exposing said source pad, a second contact hole exposing said portion of said drain electrode, a third contact hole exposing said gate pad portion, and a fourth contact hole exposing said portion of said source electrode;

patterning a pixel electrode electrically connected to said drain electrode via said second contact hole;

patterning a first transparent conductive layer electrically connected to said gate pad through said third contact hole; and

patterning second transparent conductive layer electrically connecting said source pad to said source electrode via said first and fourth contact holes.



ABSTRACT OF THE DISCLOSURE

A method for fabricating a liquid crystal display is disclosed whereby a source and gate are exposed after the step of forming a passivation layer. As a result, the number of processing steps is reduced and yield is improved.

28

filed an Answer and Counterclaims. On August 31, 2004, this Court-granted in

part CPT's motion for leave to amend its Answer and Counterclaims and to J

LGE as a party. On October 12, 2004, this Court denied LPL's motion to stay further proceedings pertaining to the side-mount patents and set the claim construction hearing for January 7, 2005. On its own motion, the Court continued the claim construction hearing to January 13, 2005.

LEGAL STANDARD

In interpreting an asserted claim, the Court first looks to the intrinsic evidence, i.e., the patent itself, including the claims, the specification and, if in evidence, the prosecution history." *Vitronics Corp. v. Conceptronic, Inc.*, 90 F.3d 1576 (Fed. Cir. 1996). However, all intrinsic evidence is not equal. First, the Court should focus on the claims themselves, both asserted and unasserted, to define the meaning and scope of the patented invention. *Texas Digital Systems, Inc. v. Telegenix, Inc.*, 308 F.3d 1193, 1201-02 (Fed. Cir. 2002). There is a "heavy presumption" that the ordinary and accustomed meaning of a claim term, as understood by one of ordinary skill in the art, is the correct construction. *CCS Fitness, Inc. v. Brunswick Corp.*, 288 F.3d 1359, 1366 (Fed. Cir. 2002). Dictionaries, encyclopedias and treatises, which are extrinsic evidence, may be employed to "assist the court in determining the ordinary and customary meanings of claim terms." *Texas Digital*, 308 F.3d at 1202.

Second, the Court should review the specification. *Vitronics*, 90 F.3d at 1582. A review of the specification will reveal whether or not the inventor has given a term an unconventional meaning. *Id.* However, it is improper to read a limitation into a claim from the specification. *Comark Communications, Inc. v. Harris Corp.*, 156 F.3d 1182 (Fed. Cir. 1998). The inventor may act as his or her own lexicographer and use terms in a manner other than their ordinary meaning, so long as any such specific definition is clearly stated in the patent specification or prosecution history. *Mycogen Plant Science Inc. v. Monsanto Co.*, 243 F.3d 1316, 1327 (Fed. Cir. 2001). Therefore, for claim construction purposes, the specification is "the single best guide to the meaning of a disputed term."

Vitronics, 90 F.3d at 1582.

Third, the Court may consider the prosecution history of the patent. The prosecution history is significant because it reveals "the course of dealing with the Patent Office, which may show a particular meaning attached to the terms, or a position taken by an applicant" to secure the patent. *Markman*, 52 F.3d at 991. As such, the prosecution history may be reviewed to assess whether a patentee "relinquished [a] potential claim construction in an amendment to the claim or in an argument to overcome or distinguish a [prior art] reference." *Elkay Mfg. Co. v. Ebco Mfg. Co.*, 192 F.3d 973, 979 (Fed. Cir. 1999), *cert. denied*, 529 U.S. 1066 (2000). However, for subject matter to be held relinquished, a court must find that the patentee disclaimed the subject matter with "reasonable clarity and deliberateness." *Northern Telecom Ltd. v. Samsung Electronics Co., Ltd.*, 215 F.3d 1281, 1294 (Fed. Cir. 2000).

Finally, if and only if a claim remains "genuinely ambiguous" despite the full consideration of the intrinsic evidence, then a court may look toward extrinsic evidence to interpret the claim term itself. *Bell & Howard Document Mgmt*. *Prods. Co. v. Altek Sys.*, 132 F.3d 701, 706 (Fed. Cir. 1997). The need for such a departure from the intrinsic evidence "rarely, if ever, occurs." *Vitronics*, 90 F.3d at 1585.

ANALYSIS

A. Side-Mounting Patents

The side-mounting patents consist of U.S. Patents Nos. 6,373,537 ('537 patent), 6,00,457 ('457 patent), 6,020,942 ('942 patent), and 5,926,237 ('237 patent).

1. Whether the Side-Mounting Patents Are Limited to Portable Computers

The definition of the terms "liquid crystal display," "liquid crystal panel," "housing" and "outer casing" are disputed because CPT limits them to "portable

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

computers" whereas LPL does not so limit them. The '537 and '237 patents contain claims directed to both an LCD device and to a portable computer, whereas the '457 patent contains claims directed only to the LCD device and the '942 patent contains claims directed only to a portable computer. Since the Court must look first to the claims, the Court finds that claims that recite a "portable computer" are limited to portable computers, but claims that do not recite a "portable computer" are not so limited. The background of the invention also indicates that the portable computer is an example of a device that uses an LCD. See, e.g., 1:50-51 ("[t]he liquid crystal display is usually combined with, for example, a notebook computer for use as an output screen"; 1:59-61 ("a liquid crystal display is attached to a device such as a notebook computer"). With respect to the terms "housing" and "outer casing," the Court notes that independent claims, such as Claim 37 of the '457 patent, which contain the term "housing" do not contain the words "portable computer," whereas dependent claim 40 of the '457 patent states "the housing includes a portable computer." This indicates that the definition of the terms should not be limited to a portable computer.

Defendants look at the specification, rather than first looking to claims, in arguing that the invention described in the specification is directed to an improvement for a portable computer. Defendants' argument is not persuasive, as the Federal Circuit has held that "[e]ven when the specification describes only a single embodiment, the claims of the patent will not be read restrictively unless the patentee has demonstrated a clear intention to limit the claim scope using 'words or expressions of manifest exclusion or restriction.'" *Liebel-Flarsheim Co. v. Medrad, Inc.*, 358 F.3d 898, 906 (Fed. Cir. 2004); *accord Gemstar-TV Guide Int'l Inc. v. ITC*, 383 F.3d 1352, 1366 (Fed. Cir. 2004). The specification of the sidemounting patents does not contain any "clear disavowal" of products that are not portable computers. In addition, this Court rejects Defendant's argument that the

sidemounting patents should be limited to portable computers because that was the purported "object" of the invention. "The fact that a patent asserts that an invention achieves several objectives does not require that each of the claims be construed as limited to structures that are capable of achieving all of the objectives." *Liebel*, 358 F.3d at 908. *See also Ex-Pass Tech, Inc. v. 3Com Corp.*, 343 F.3d 1364, 1370 (Fed. Cir. 2003) ("The Court's task is not to limit claim language to exclude particular devices because they do not serve a perceived "purpose" of the invention."). Thus, the Court adopts LPL's definitions of the terms "liquid crystal display," "liquid crystal panel", "housing" and "outer casing."

2. Whether Constructions Should Include the Word "Directly"

The word "directly" does not appear anywhere in the claim language. However, Defendants use the word "directly" in construing the terms "attachable to a housing," "fixable to a housing," "joined with," "joining together," "coupled," and "fastening part." Defendants argue that the claim language, in context, indicates that side-to-side direct connection must be present, as the specification does not show any intervening element. The Court finds Defendants' arguments unpersuasive pursuant to *Liebel*, which makes it clear that the claims of the patent will not be read restrictively unless the patentee has demonstrated a clear intention to limit the claim scope using words or expressions of manifest exclusion or restriction. Since no such words of manifest exclusion or restriction are used here, the Court adopts LPL's definitions of "attachable to a housing" or "fixable to a housing," "joined," "joined together," "coupled," and "fastening part."

3. Whether the terms "through" and "passing through" should have different meanings

LPL proposes that the term "through" be used in its plain and ordinary way to mean "by way of," and that "passing through" means "extending into."

Defendants contend that "through" means "in at one end, side or surface and out

the other" and that "passing through" means "moving past or making way in one side and out of the other side." Although the preferred embodiment shown in the drawings uses screws engaging holes to connect the components, the patent clearly contemplates other methods of attaching the components. The '457 patent specification, for example, provides that "an adhesive device, such as double-sided tape can be used instead of the second and third screw holes" and that "the rear case 500 and the second support frame 400 are jointed to each other using hooks and/or other suitable fastening devises, including adhesives." See, e.g., 4:58-60, 4:63-67. Since LPL's definition of "through" covers both screws and adhesives,

the Court finds that it is the better definition.

LPL contends that the phrase "passing through," in contrast to "through," is used only in reference to screws and screw holes, which extend into an object. CPT, on the other hand, argues that "passing through" and "through" have the same meaning. The doctrine of claim differentiation indicates that different words or phrases used in different claims are presumed to indicate that the claims have different meaning and scope. *Karlin Tech, Inc. v. Surgical Dynamics, Inc.*, 177 F.3d 968, 971 (Fed. Cir. 1999). Here, it appears that the inventors used the term "through" when generally referring to a fastening part but used "passing through" only when referring to a specific fastening part (i.e., a screw). Therefore, the Court adopts LPL's definitions of "through" and "passing through."

4. Whether the terms "frame," "first frame," and "second frame" should be given their plain and ordinary meanings.

LPL defines "frame" to mean "a support structure." Defendants defines "Frame" as "an open structure or rim for encasing, holding or bordering that encloses a substantial portion of each side edge of another structure." Defendants base their argument on the theory that the meaning of the word "frame" is limited to the description in the specification. Under *Liebel*, this restrictive interpretation is inappropriate. Furthermore, Defendants define "first" and "second" frame to

5. Whether "liquid crystal display model" is a typographical error

The parties agree on the construction of the claim term "liquid crystal display module." However in one claim, Claim 7 of the '537 patent, the term appears as "liquid crystal display model." Given the context, this is clearly a typographical error. Other parts of Claim 7 refer to the "liquid crystal display module." The Court therefore construes "liquid crystal display model" as "liquid crystal display module."

6. Whether Definitions are Needed for "Portable Computer," "Side", "Forming" and "Cover"

Defendants propose cumbersome definitions for the terms "portable computer," "side", "forming" and "cover." The Court finds that these definitions create unnecessary confusion and adopts LPL's constructions, which give the terms their plain and ordinary meaning.

B. Construction of the '737 Semiconductor Patent

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

"Source Electrode," "Drain Electrode," and "Gate Electrode"
 While LPL construes the electrode to include the line and the pad,
 Defendants limits the electrode to a single TFT and construes the electrodes as

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

distinct from the lines and the pads. The seventh step of claim 1 of the '737 patent calls for "exposing a part of each of said source electrode, drain electrode and gate electrode." LPL persuasively argues that electrodes are exposed at the pad region for electrical connection, as exposing a gate pad allows electrical control of all TFT gate contacts along the row. One of ordinarily skill would not control each TFT gate/source independently, especially since creating a hole at each TFT to expose the gate electrode would destroy the TFT. Furthermore, the specification of the '737 patent describes a step in which "gate electrode 2 extending along one line and gate electrodes 2' on another line are formed on a transparent insulating substrate 1 such as glass substrate." 3:25-28. This indicates that a structure separate from the TFT is part of the "gate electrode." In addition, the claims in the application for the '449 patent include phrases such as "said pad comprising: a portion of said data electrode" and "a pad including a portion of [said] data electrode." Finally, U.S. Patent 4,705,358 ('358 patent), which also pertains to the same technology as the '737 patent, names the same inventor as the '737 patent, and was filed in the U.S. on the same day as the '737 patent, illustrates a gate electrode from above (i.e. a "bird's-eye-view") and demonstrates that the "gate electrode" may include the gate line. The Court therefore finds that the electrodes may include the lines and pads. Furthermore, the Court is not persuaded by that portion of Defendant's construction which specifies a particular direction for flow of charge carriers (from the source electrode toward the drain). The embodiment shown in Figure 3 of the '737 patent illustrates an arrangement where the direction of flow is reversed. Accordingly, the Court adopts LPL's construction of "source electrode," "gate electrode," and "drain electrode."

2. "Continuously Depositing"

LPL construes the term "continuously depositing" as "[t]he formation of the gate insulting film, the high-resistivity semiconductor film and conducting film without intervening films." Defendants offer a modified construction of this term

as meaning that "the deposition of the specified films occurs without any non-deposition related steps between or during the deposition of each constituted film." While LPL's definition requires the films to be only spatially continuous. Defendants' definition requires continuity in space, time and sequence. The '737 patent shows "continuously deposited" films as being *spatially* continuous, but it does not show, mention or require the deposition to be performed without an interruption in time or sequence. Moreover, the plain meaning of "continuous" is "uninterrupted extension in space, time *or* sequence." The Court therefore adopts LPL's construction of "continuously depositing."

3. "Oxidizing atmosphere"

Claim 1 of the '737 patent requires "continuously depositing [the films] . . . without exposing them to an oxidizing atmosphere." LPL construes "an oxidizing atmosphere" as "an atmosphere that would create *substantial oxidation* on a film." The Court finds that the word "substantial" in this construction is vague and ambiguous. Defendants initially construed this phrase to mean that the films are not permitted to be exposed to "an oxide," although they acknowledged that a de minimus amount of oxidation is not an "oxidation atmosphere." Defendants subsequently modified their construction to be "an atmosphere that would create a detectable amount of oxidation on a film." As "detectable" is more precise than "substantial," the Court adopts Defendants' modified construction of this term.

4. "Island region"/ "island region on said gate electrode"

At the time the patent application was filed, there were at least two well-known constructs for the semiconductor region in a TFT. In one design, separate islands of semiconductor are created above each TFT's gate electrode. In the other design, a single, unitary semiconductor region extends over all of the TFTs in one large "continent." While LPL construes the term "island region" as used in the '737 patent to include both designs, Defendants' construction limits this term to the first design (i.e. a region located over the gate electrode of a single TFT).

8 9

10

11

12 13

14 15

16 17

18

19

20 21

22 23

24 25

26 27

28

Defendants also require the island to have been "etched around its entire perimeter."

Defendants' argument is persuasive, as claim 1 recites a process for producing "a thin-film transistor." 4:26. See also 1:5, 13, 29, 57, 65, 67; 2:9; 3:34-35. Furthermore, in discussing FIG. 3b, the specification provides that "said low-resistivity amorphous silicon film 20 and high-resistivity amorphous silicon film 4 are left as an island region in the area where a thin-film transistor is to be formed." 3:34-35. This statement indicates that the "island region" is limited to the area of a single TFT and does not include multiple TFTs. Thus, the Court finds that Defendants' construction more accurately reflects the language of the claim and the specification. Moreover, LPL's construction appears to read the term "island region" completely out of the third step, "in which said highresistivity semiconductor film and said conducting film are selectively etched so that they are partly left as an island region on said gate electrode." The Court therefore adopts Defendants' construction of the term "island region."

5. "Conducting Film Containing at Least a low-resistivity Semiconductor Film"/ "Conducting Film"/ "High-resistivity Semiconductor Film"/ "Low-Resistivity Semiconductor Film"

The '737 patent discloses two preferred embodiments. One embodiment includes four continuously deposited films: an insulating film, a high-resistivity semiconductor films, a low-resistivity semiconductor film, and a conducting film. See 2:17-21, Fig. 2a-2e. The other embodiment has three continuously deposited films: an insulating film, a high-resistivity semiconductor films, and a lowresistivity semiconductor film. See 2:24-30, Fig. 3a-3d.

Claim 1 of the '737 patent sets forth "a second step for continuously depositing . . . a gate insulating film, a high-resistivity semiconductor film and a conducting film containing at least a low -resistivity semiconductor film." Claim 2, which is not at issue in this litigation, sets forth a second step wherein "said

conducting film is composed of at least two layers consisting of a low-resistivity semiconductor films and thereon a refractory metal film or transparent conducting film."

According to LPL, the italicized phrase in Claim 1 above means that the conducting film may consist only of a low-resistivity semiconductor film. CPT, on the other hand, construes this phrase as requiring a conducting film with adjoining layer of low resistivity semiconductor and possibly other adjoining layers. CPT relies on a sentence in the specification discussing Fig. 3a-3d, which states that, "[i]n this example, no conducting film is formed on low-resistivity amorphous silicon film 20, but a conducting film such as ITO film may be formed on said low-resistivity film 20 as in the example shown in FIG. 2." While this sentence does suggest that the conducting film is distinct from the low-resistivity semiconductor film, CPT's interpretation would narrow the scope of Claim 1 to exclude the second embodiment. A claim construction that excludes a preferred embodiment is "rarely, if ever, correct." Dow Chemical Co. v. Sumitomo Chemical Co., 257 F.3d 1364, 1378 (Fed. Cir. 2001). Furthermore, the fact that the conducting film is specifically described as having two layers in claim 2 but not in claim 1 indicates that two adjoining layers are not needed for the first claim. Thus, the Court adopts LPL's construction of the term "conducting film containing at least a low-resistivity semiconductor film."

LPL's construction of "conducting film" is consistent with this Court's determination that the conducting film can be the low -resistivity semiconductor film. LPL construes "conducting film" according to its plain meaning, namely, a thickness of electrically conductive material. Defendants' construction of conducting film, on the other hand, restricts it to film "having an electrical

28

26

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

²⁷

¹LPL submits intrinsic evidence in the form of a scientific article describing ITO (indium tin oxide) as a "semiconductor." This supports LPL's position that the conducting film can be the low-resistivity semiconductor.

. 11

resistance several order of magnitude lower than a low-resistivity semiconductor film." In other words, Defendants define "conducting film" as distinct from "low-resistivity semiconductor film." The Court rejects Defendants' construction and adopts LPL's construction since it finds that the conducting film in claim 1 of the '737 patent may consist of the low-resistivity semiconductor film, as discussed above.

LPL's constructions of "high-resistivity semiconductor film" and "low-resistivity semiconductor film" distinguishes these terms based on their relative resistivity. Defendants distinguish the terms according to whether they are "doped" (i.e. intentionally mixed with impurities) or "undoped." The '737 patent makes no mention of the terms "doped" and "undoped." Furthermore, LPL presents evidence that it is improper to equate the terms high-resistivity with "undoped" and low-resistivity with "doped." The Court therefore rejects Defendants' method of distinguishing these terms. Defendants also rely solely on extrinsic evidence in defining high-resistivity semiconductor film as having a resistence "many orders of magnitude" greater than the low-resistivity film. The Court finds this language vague and unnecessary. The Court therefore adopts LPL's constructions of the terms "high-resistivity semiconductor film" and "low-resistivity semiconductor film."

6. "Mask"/ "At least a part of the Mask"/ "Said source and drain electrodes serving as at least part of the mask"

Claim 1 requires a step for selectively removing material "with said source and drain electrodes serving as at least part of the mask." The parties dispute whether an electrode covered by photoresist serves as at least part of the mask. Defendants' construction may exclude such an electrode, as it requires that the source and drain electrodes "make a significant contribution to defining the edges of the selectively removed region" or alternatively "shield at least part of the surface from the action of the removal technique." While the photoresist may be

the *outermost* layer of the mask, the electrodes are part of the mask structure, as, they, too, are resistive to the removal technique and in the pattern needed to etch exposed conductive film. LPL construes "mask" as "a pattern above a surface from which material is to be selectively removed. The pattern is made of material that is resistive to the removal technique relative to the material to be removed." The Court finds that this definition best explains the mask, as well as how the electrodes serve as "at least a part of the mask." The Court does not need to construe "said source and drain electrodes serving as at least part of the mask," since this phrase simply combines the terms "source electrode," "drain electrode" and "at least a part of the mask."

7. "Thin Film Transistor"

LPL's and Defendants' construction of "thin film transistor" ("TFT") are very similar. They differ in one respect: LPL specifies that TFTs are not constructed in a single crystal silicon wafer. Since the single wafer is mentioned in the intrinsic evidence and Defendants do not deny that TFTs are constructed in a single crystal silicon wafer, the Court adopts LPL's construction.

8. "A fourth step for selectively forming a source electrode and drain electrode"

LPL's construction of "a fourth step for selectively forming a source electrode and drain electrode" requires the source and drain electrodes to be "formed together." The Court finds nothing in the claim or specification that supports this interpretation. Although the formation of the source and drain electrodes is listed in one step, nothing suggests that each action within each step must be performed together. LPL's argument that the objective of the invention supports this interpretation is unpersuasive in light of *Liebel*, discussed above. However, the Court also finds Defendants' construction problematic. Defendants construe this phrase as "forming a source electrode and drain electrode in selected regions only by depositing a conducting film or other material such as Al."

Figures 1-3 and the specification do indicate that the source and drain electrode are formed in selected regions. See 1:15-17, 2:10-14,, 3:36-44. However, the specification does not support the second part of CPT's construction. Rather, the specification indicates that source and drain electrodes can be formed via deposition and subsequent etching of conductive material. The Court therefore modifies Defendant's construction and defines the phrase as "forming a source electrode and drain electrode in selected regions only," which is consistent with the Court's construction of "selectively forming" below.

9. "Contacting a part of the surface of said island region"

LPL construes "contacting a part of the surface of said island region" to mean "[f]orming an electrical connection to a part of the surface of the island region" while Defendants construe it to require "touching a part of the surface of the island region." The Court finds that Defendants' construction better reflects the plain meaning of the claim.

10. "Forming . . . on"

The first step of claim 1 is "for forming a gate electrode on an insulating substrate." LPL argues that the '737 patent uses "forming" in the sense of "providing" whereas Defendants construe "forming" as to give "form or shape to." The Court finds it awkward to define "forming" as "providing" in the phrase "selectively forming a gate electrode 2 on an insulating substrate 1," which is offered as intrinsic evidence by both parties. Defendants' construction is more meaningful in this specific context as well as in the specification and the claims as a whole. Moreover, Defendant's construction is consistent with this Court' definition of "a fourth step for *selectively forming* a source electrode and drain electrode." The Court therefore adopts Defendants' construction of "forming . . . on."

11. "Selectively etched"/ "Selectively forming"/ "Selectively removing"

Claim 1 recited a third step wherein "said high-resistivity semiconductor film and said conducting films are selectively etched so that they are partly left as an island region on said gate electrode." LPL defines "selectively etched" as the "removal of selected portions of a surface using etching techniques (such as wet etching, plasma etching, reactive ion etching, and ion etching) in order to produce a desired pattern on the surface." Defendants object to this definition because it refers to removal of portions of a surface, rather than the entire film. While the claim does specifically refer to the etching of the high-resistivity semiconductor film and the conducting films, the Court finds nothing in the language of the claim or the specification that requires etching of the entire film. Furthermore, Defendants' construction, which requires etching of the high-resistivity semiconductor film, is inconsistent with both the language of the claim and with this Court's finding that the conducting film may constitute the low-resistivity semiconductor film. The Court therefore adopts LPL's definition of "selectively etched."

In addition, Claim 1 recites a fourth step for "selectively forming a source electrode and a drain electrode," and a fifth step for "selectively removing said conducting film exposed on said island region." The Court finds no substantive difference between LPL's and Defendants' constructions of "selectively forming" and "selectively removing." However, the Court adopts Defendants' definitions of these respective terms as "forming in selected regions only" and "removing selected regions only" because they convey the meaning in the simplest language.

C. Construction of Disputed Terms of the '449 Patent

1. Gate Electrode/ Source Electrode

Defendants construe the gate/ source/ data electrodes to exclude the lines and pads. Claims 10 and 11 of the '449 patent do refer to the gate electrode, gate pad, source electrode, and source pad individually. For example, claim 10 recites that the liquid crystal display device is comprised of "a first conductive layer...

including: a gate electrode, a gate pad, and a source pad." (7:34-39). The specification, however, provides additional information that helps clarify the relationship between the electrodes and the pads. In Figures 2d and 2e, the source pad and source electrode are shown as one connected structure, although they are labeled 7 and 7A respectively. In discussing Figure 2c, the specification states that "solurce electrode 7 thus forms part of a transistor region and serves as source pad 7A above the gate insulating film so that the same conductive layer constitutes part of the source wiring and the source electrode of the TFT." (4:1-5). In discussing Figure 2e, the specification states that "ITO pattern 6A is provided on source pad 2A, which is part of a data electrode of the LCD." In describing the second embodiment depicted in Figure 3, the specification provides that "source electrode 7 and source pad 2A may be connected to each other in the same step that the pixel electrode is formed." Thus, while the source pads and electrodes are formed separately, they are then connected and the specification's language indicates that they are not necessarily distinct structures. The originally filed application during the prosecution of the '449 patent also supports LPL's position that the electrode should not be defined as excluding the line and pad. The first claim of the original application recites "[a] pad for providing an[] electrical connection to a data electrode of a switching device, said pad comprising: a portion fo said data electrode "2 The fourth claim in the original application recites "a liquid crystal display device comprising: a data line; and a pad, said pad including: a portion of said data line. . . . " Likewise, the intrinsic evidence does not indicate that the gate electrode must exclude the gate pad. In fact, Figures 2a-2e do not include a separate number identifying the "gate electrode." The Court therefore rejects a construction of "electrode" that specifically excludes the line and pad.

27

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

^{28 | 2}The word "data" corresponds to "source."

The Court also rejects Defendant's construction of these terms because it specifies a particular direction for flow of charge carriers (from the source electrode toward the drain). The intrinsic evidence does not support such a limitation. Furthermore, as discussed previously with respect to the '737 patent,' the embodiment shown in Figure 3 of the '737 patent illustrates an arrangement where the direction of flow is reversed. Accordingly, the Court adopts LPL's construction of "source electrode," "gate electrode," and "drain electrode."

2. "Gate pad"/ "Source pad"

According to LPL's construction, pads are provided near the periphery of the TFT array "to receive data from a [gate or data] driving circuit." Defendants contend that this is ambiguous because other parts of the wiring, which are not pads, may also receive data from an external driving circuit. Defendants construe the pads as an element "that is necessary in order to communicate information from an external driving circuit to a [gate or source] electrode." Defendants base this construction on a sentence in the specification which states that "a pad wiring layer is necessary in order to communicate information from an external driving circuit to the gate and source." (1:51-53). Since the specification refers to the pad wiring layer as being necessary and not the pad, the Court rejects Defendants' construction and adopts LPL's constructions of "gate pad" and "source pad."

3. "On"/ "formed on"/ "disposed on"

LPL defines "on", "formed on" and "disposed on" as "touching a top or side of." LPL contrasts these terms with "overlying," which it defines as "above" something but not necessarily touching it. This Court agrees with Defendants that the specification does not support the distinction made by LPL. For example, the specification states that a "conductive layer is formed *on* the substrate and etched in accordance with a predetermined pattern, thereby forming a source electrode 7 and a drain electrode 8." (5:6-8) (emphasis added). Conductive layer 7 and 8 do not touch the substrate (see Fig. 3), yet the specification uses the word "on." *See*

also 2:42-44; 3:50-54; 7:49-50 (all using the word "on" to describe a situation where there is no "touching"). The Court therefore adopts Defendants' definition of "on."

4. "Contact hole is provided through . . . layer"/ "Provided through"

The phrases "contact hole is provided through" and "provided through" appear only in claims 1 and 10, always in the context of a contact hole being "provided through" one or more layers of materials. Defendants construe the claim terms to mean that these holes are "made in one side and out the opposite side" of the layers of materials. The Court finds that these phrases should be given their ordinary meaning and therefore adopts LPL's constructions.

5. "Active layer"

Defendants' construction of "active layer" limits this area to the region of the semiconductor layer that forms the channel region between the source and drain electrodes. Figures 2b-e, 3 and 5 of the specification show the active layer 4 extending only under the source 7 and drain 8. However, as LPL points out, these figures do not in any way limit the extension of active layer 4 in the dimension perpendicular to the figure, or in other areas of the substrate not depicted in the cross-section views. Since nothing in the claim or specification limits the active layer to the region of semiconductor layer between the source and drain electrodes, the Court adopts LPL's construction of this term.

6. "Common hole"

LPL construes "common hole" in accordance with its plain meaning as "[a] shared hole." Defendants construe "common hole" to mean "single hole." The court finds Defendants' construction ambiguous, since it suggests that only one hole is permitted. The Court therefore adopts LPL's construction of this term.

7. "Aligned"

LPL construed "aligned" to mean "placed in line with," which is its ordinary meaning. Defendants, on the other hand, construe "aligned" to mean

"substantially co-axial or concentric." Defendants' definition would require the holes to be one on top of the other, whereas LPL's construction would permit the holes to be placed either side-by-side or on top of each other. Although the figures in the specification show these holes to be on top of each other as described by Defendants, the plain language of the claim should not be limited by the figures in the specification. See Dayco Products, 258 F.3d at 1327. The Court therefore adopts LPL's construction fo this term.

8. "Said second insulating layer having a second contact hole exposing a predetermined portion of said second conductive layer and said first contact hole region"

Defendants' construction of "said second insulating layer having a second contact hole exposing a predetermined portion of said second conductive layer and said first contact hole region" limits the phrase to mean that "the first and second contact holes must overlap." However, none of the embodiments disclosed in the '449 patent teaches that the hole exposing the second conductive layer (i.e. the "second hold") overlaps with the hole in the first insulative layer that exposes the first conductive layer. *See, e.g.,* Fig. 3 and Fig. 5. Since a claim construction that excludes from its scope a preferred embodiment is rarely, if ever, correct, the Court adopts LPL's construction.

9. "Wiring structure"

This term "wiring structure" appears in Claims 1-5 of the '449 patent. LPL's definition characterizes the term as a "slender structure" while Defendants refer to the layer simply as a "structure." Claim 1 begins with "A wiring structure comprising: a substrate" Since the substrate is typically a large slab of glass, which is not "slender," the Court adopts Defendants' definition of this term.

IT IS SO ORDERED

DATE: May 5, 2005

UNITED STATES DISTRICT JUDGE

- 19 -

EXHIBIT C-6

2

```
JEFFREY N. BRC WN (SBN 105520)
TERESA A. MACDONALD (SBN 217053)
 1
       MORGAN, LEWIS & BOCKIUS LLP
 2
       300 South Grand Avenue
 3
      Twenty-Second Floor
      Los Angeles, CA 90071-3132
Tel: (213) 312-2500
Fax: (213) 612-2501
 4
 5
      ANN A. BYUN (CA SBN 161593)
MORGAN, LEWIS & BOCKIUS LLP
 6
      1701 Market Street
      Philadelphia, PA 19103
Tel: (215) 936-5000
Fax: (215) 963-5001
 7
 8
      ANTHONY C. ROTH (admitted pro hac vice)
NATHAN W. McCUTCHEON (admitted pro hac vice)
MORGAN, LEWIS & BOCKJUS LLP
 9
10
       1111 Pennsylvania Avenue, N.W.
11
      Washington, DC 20004
      Tel: (202) 739-3000
      Fax: (202) 739-3001
12
13
       Attorneys for Plaintiff/Counterclaim Defendant
      LG.PHILIPS LCD CO., LTD.
14
      MARK KRIETZMAN (SBN 126806)
CHRISTOPHER DARROW (SBN 70701)
15
      VALERIE W. HO (SBN 200505)
GREENBERG TRAURIG LLP
16
      2450 Colorado Avenue, Suite 400E
Santa Monica, CA 90404
17
      Tel: (310) 586-7700
      Fax: (310) 586-7800
18
19
       Attorneys for Defendants
                                                                         CV02-6775CB
      TATUNG COMPANY OF AMERICA and TATUNG CO.
20
      TERESA M. CORBIN (SBN 132360)
GLENN W. RHODES (SBN 177869)
21
      HOWREY SIMON ARNOLD & WHITE LLP
22
      301 Ravenswood Avenue
      Menlo Park, CA 94025-3434
Tel: (650) 463-8100
23
      Fax: (650) 463-8400
24
      CHRISTOPHER A. MATHEWS (SBN 144021)
      BRIAN S. Y. KIM (SBN 186523)
HOWREY SIMON ARNOLD & WHITE LLP
25
26
      550 South Hope Street, Suite 1400
      Los Angeles, CA 90071-2627
Tel: (213) 892-1800
Fax: (213) 892-2300
27
28
       1-LA/750383.1
```

1 LG.PHILIPS LCD CO., LTD., 2 Plaintiff, 3 VS. 4 LITE-ON TECHNOLOGY CORP. and LITE-ON TECHNOLOGY 5 INTERNATIONAL INC., 6 Defendants. 7 LG.PHILIPS LCD CO., LTD., 8 Plaintiff, 9 VS. 10 TPV TECHNOLOGY, LTD, and 11 ENVISION PERIPHERALS, INC., 12 Defendants. 13 LG.PHILIPS LCD CO., LTD., 14 Plaintiff, 15 VS. 16 VIEWSONIC CORPORATION, 17 Defendant. 18

Pursuant to the Court's October 1, 2003 Order regarding Claim Construction Briefing, LG.Philips LCD Co., Ltd. ("LPL"), Tatung Co. of America and Tatung Company (collectively "Tatung"), Chunghwa Picture Tubes, Ltd. ("CPT"), Jean Company, Ltd. ("Jean Co."), Lite-On Technology Corporation and Lite-On Technology International Incorporated (collectively "Lite-On"), TPV Technology, Ltd. ("TPV"), Envision Peripherals, Inc. ("Envision") and Viewsonic Corporation ("Viewsonic") submit this Second Revised Joint Claim Construction Statement consisting of Exhibits A-F.

1-LA/750383.1

19

20

21

22

23

24

25

26

27

28

6

11

12 13

14 15

16

17

18 19

20

22

21

23 24

25

26

27 28

Exhibit A is a list of claim terms for which the parties agree on a construction concerning U.S. Patent Nos. 6,373,537; 5,020,942; 6,002,457; and 5,926,237. Exhibit A is submitted on behalf of all of the parties.

Exhibit B is a list of disputed terms from U.S. Patent Nos. 6,373,537; 6,020,942; 6,002,457; and 5,926,237, along with the parties' respective constructions and support for those constructions. Exhibit B is submitted on behalf of all of the parties.

Exhibit C is a list of claim terms for which the parties agree on a construction concerning U.S. Patent No. 4,624,737. Exhibit C is submitted on behalf of all of the parties.

Exhibit D is a list of disputed terms from U.S. Patent No. 4,624,737, along with the parties' respective constructions and support for those constructions. Exhibit D is submitted on behalf of all of the parties.

Exhibit E is a list of claim terms for which the parties agree on a construction concerning U.S. Patent No. 5,825,449. Exhibit E is submitted on behalf of all of the parties.

Exhibit F is a list of disputed terms from U.S. Patent No. 5,825,449, along with the parties' respective constructions and support for those constructions. Exhibit F is submitted on behalf of all of the parties.

Exhibits A-F filed herewith will supercede Exhibits A-F of the Revised Joint Claim Construction Statement, filed on September 17, 2003 ("First Revised JCC"). In addition, all supporting exhibits filed by the parties in support of their respective positions are incorporated herein.

Defendants' submission of these proposed claim constructions and corresponding support should not be construed as an admission by any defendant that any of the claims are infringed, valid or enforceable. Defendants' submissions relate to those patents asserted against them in the various Complaints.

Furthermore, defendants' submission of these proposed claim constructions do not 1-LA/750383.I

affect or waive any arguments regarding the invalidity of the patents-in-suit. The parties preserve the right to amend and/or supplement the terms and/or constructions in the attached claim charts as claim construction discovery continues and as the parties continue 1-LA/750383.1

1	to meet and confer to reduce the	e number of claims asserted and to reduce the
2	number of terms for the Court to	
3	Dated: December 1/3 2003	
4		TERESA A. MACDONALD ANN A. BYUN
5		ANTHONY C. ROTH NATHAN W. McCUTCHEON MORGAN, LEWIS & BOCKIUS LLP
6		MORGAN, LEWIS & BOCKIUS LLP
7		By
8		Attorneys/for Plaintiff/Counterclaim Defendant LG.PHILIPS LCD CO., LTD.
9	Dated: December, 2003	
10	Dated: December, 2003	MARK KRIETZMAN CHRISTOPHER DARROW VALERIE W. HO
11		GREENBERG TRAURIG LLP
12		n
13		Mark Krietzman Attorneys for Defendents TATUNG
14		Attorneys for Defendants TATUNG COMPANY and TATUNG CO. OF AMERICA
15	Dated: December, 2003	TERESA M. CORBIN
16		GLENN W. RHODES CHRISTOPHER A. MATHEWS BRIAN S. Y. KIM
17		HOWREY SIMON ARNOLD & WHITE LLP
18		Bv
19 20		Christopher A. Mathews Attorneys for Defendants/Counterclaimants CHUNGHWA PICTURE TUBES, LTD., JEAN
21		CHUNGHWA PICTURE TURES I TO TEAM
22		COMPANY, LTD., LITE-ON TECHNOLOGY CORPORATION, LITE-ON TECHNOLOGY INTERNATIONAL INCORPORATED, TPV TECHNOLOGY LTD. and ENVISION
23		PERIPHERALS, INC.
24	Dated: December, 2003	SCOTT R. MILLER TRACY R. ROMAN
25		BINGHAM McCUTCHEN LLP
26		By
27		Scott R. Miller Attorneys for Defendant VIEWSONIC
28		CORPORATION
	1-LA/750383.1	
- 1	1	6

1	to meet and confer to reduce the nu	umber of claims asserted and to reduce the
2	number of terms for the Court to co	onstrue.
3	Dated: December, 2003	JEFFREY N. BROWN
4		TERESA A. MACDONALD ANN A. BYUN ANTHONY C. ROTH NATHAN W. McCUTCHEON
5		NATHAN W. McCUTCHEON MORGAN, LEWIS & BOCKIUS LLP
6		MORGINI, EL WIO & ESSENTE
7		By
8		Attorneys for Plaintiff/Counterclaim Defendan: LG.PHILIPS LCD CO., LTD.
9	Dated: December, 2003	MARK KRIETZMAN CHRISTOPHER DARROW
11		CHRISTOPHER DARROW VALERIE W. HO GREENBERG TRAURIG LLP
12		
13		By Mark Krietzman
14		Attorneys for Defendants TATUNG COMPANY and TATUNG CO. OF AMERIC.
15	Dated: December 23, 2003	TERESA M. CORBIN
16	_	GLENN W. RHODES CHRISTOPHER A. MATHEWS BRIAN S. Y. KIM
17		HOWREY SIMON ARNOLD & WHITE LILP
18		By Christopher A. Mathews / 135K. Christopher A. Mathews
19		Christopher A. Mathews Attorneys for Defendants/Counterclaimants
20		Attorneys for Defendants/Counterclaimants CHUNGHWA PICTURE TUBES, LTD., JEA: COMPANY, LTD., LITE-ON TECHNOLOGY
21		CORPORATION, LITE-ON TECHNOLOGY INTERNATIONAL INCORPORATED, TPV TECHNOLOGY LTD. and ENVISION
22		TECHNOLOGY LTD. and ENVISION PERIPHERALS, INC.
23	Dated: December, 2003	SCOTT R. MILLER
24		TRACY R. ROMAN BINGHAM MCCUTCHEN LLP
25	·	D.
26 27		Scott R. Miller Attorneys for Defendant VIEWSONIC
27 28		CORPORATION CORPORATION
20	1-PH/1933729 1	,
		~

1	to meet and confer to reduce the m	umber of claims asserted and to reduce the
2	number of terms for the Court to c	onstrue.
3	Dated: December, 2003	JEFFREY N. BROWN
4		TERESA A. MACDONALD ANN A. BYUN ANTHONY C. POTH
5		ANTHÖNÝ C. ROTH NATHAN W. McCUTCHEON MORGAN, LEWIS & BOCKIUS LLP
6		MORGAN, DEWIS & BOOKIOS EST
7		Jeffrey N. Brown
8		Attorneys for Plaintiff/Counterclaim Defendant LG.PHILIPS LCD CO., LTD.
9	Dated: December, 2003	MARK KRIETZMAN CHRISTOPHER DARROW
10		VALERIE W. HO
11		GREENBERG TRAURIG LLP
12		ByMark Krietzman
13 14		Attorneys for Defendants TATUNG COMPANY and TATUNG CO. OF AMERICA
15	Dated December 2002	TERESA M. CORBIN
16	Dated: December, 2003	GLENN W. RHODES CHRISTOPHER A. MATHEWS
17		BRIAN S. Y. KIM HOWREY SIMON ARNOLD & WHITE LLP
18		By
19		Christopher A. Mathews Attorneys for Defendants/Counterclaimants
20		CHUNGHWA PICTURE TUBES, LTD., JEAN COMPANY, LTD., LITE-ON TECHNOLOGY
21	·	CORPORATION, LITE-ON TECHNOLOGY INTERNATIONAL INCORPORATED, TPV
22		TECHNOLOGY LTD. and ENVISION PERIPHERALS, INC.
23	Dated: December 23, 2003	SCOTT R. MILLER
24	-	TRACY RIROMAN BINGHAM MCCUTCHEN LLP
25 26		By Melli
27		Scott R. Miller Attorneys for Defendant VIEWSONIC
28		CORPORATION
- 1	1-PH/1933229.1	

CLAIM TERMS	AGREED CONSTRUCTION
"surface passivation film"	A thickness of material that provides protection such as
	electrical stability and chemical isolation.
"insulating substrate"	The material (such as glass, quartz, ceramic,
	insulator-coated silicon or insulator-coated metal) upon
	which the transistor is fabricated to provide mechanical
	support and electrical insulation.
"on said gate electrode and	Above and supported by or in contact with the gate
substrate"	electrode and the insulating substrate.
"them"	The gate insulating film, the high-resistivity semiconductor
	film, and the conducting film containing at least the low-
	resistivity semiconductor film.



EXHIBIT D

1-LACISOM25.1

Claim Term	LPL's Construction	LPL's Support	Defendants'	Defendants' Support
		•	Construction	
thin-film transistor	A three-terminal	Intrinsic Evidence:	A semiconductor	Intrinsic Evidence:
	semiconductor device	'737 Patent at col. 1,	device in which the	'737 Patent, col. 1
	in which the current	lines 6-29, 56-58, 61-	current flow between	lines 6-14; col. 2 line
	flow through one pair	68; col. 2, lines 1-2, 8-	source electrode and	61 col. 2 line 2; col.
	of terminals, the	68; col. 3, lines 1-62;	drain electrode is	2 lines 8-10; col. 3
	source and drain, is	col. 4, lines 1-23;	controlled by an	lines 22-24.
	controlled or	Figs. 1a-3d; and	electric field that	
	modulated by an	claims 1-4. (LPL Exh.	penetrates the	Extrinsic Evidence:
	electric field that	<u></u>	semiconductor; this	"Thin film
	penetrates the		field is introduced by	technology" for
	semiconductor; this	'737 patent discloses	a voltage applied at	circuits and systems is
	field is introduced by	various techniques for	the gate electrode,	defined as "a
	a voltage applied at	fabricating thin films,	which is separated	technology in which a
	the third terminal, the	such as chemical	from the	thin film (a few
	gate, which is	vapor deposition	semiconductor by an	hundred to a few
	separated from the	(CVD) (e.g., 2:24-33),	insulating layer. The	thousand angstroms in
	semiconductor by an	sputtering (2:33-36),	thin-film transistor is	thickness) is applied
	insulating layer. The	molecular beam	formed using thin-film	by vacuum deposition
	thin-film transistor is	deposition (4:19-20),	techniques on an	to an insulating
	formed using thin-film	ion beam deposition	insulating substrate.	substrate." IEEE
	techniques on an	(4:19-20).		Standard Extrinsic
	insulating substrate			Evidence of Electrical
	rather than in a single	"Any suitable means		and Electronic Terms
	crystal silicon wafer.	of applying the		939 (3rd ed. 1984)

JOINT CLAIM CONSTRUCTION STATEMENT -- EXHIBIT D

37
7,7
4,624,737
No.
Paten
U.S. P.
\Box

Defendants' Support	("1984 IEEE"), Exh.			"A thin-film	transistor, TFT,	fabricated by	evaporation of all	components on to an	insulating substrate	has been developed"	Paul K. Weimer, The	TFT – A New Thin-	Film Transistor in 49	Proceedings of the	IRE 1462-64 (1962),	Exh. 2.								
Defendants' Construction																								
LPL's Support	various films	throughout this	procedure in the	vacuum may be	employed such as, for	example, evaporation,	sputtering, and the	like."	USPN 4,331,758 to	Luo issued May 25,	1982. col. 4. lines 11-	14 (LPL Exh. 2).		"A thin-film transistor	(TFT) is an insulated	grid field effect	transistor. It is similar	to a MOS transistor	(metal-oxide	semiconductor) with	the difference that it is	produced on an	amorphous substrate	and not on a
LPL's Construction											MAI - L													
Claim Term																								

Defendants' Support				
Defendants' Construction				
LPL's Support	monocrystalline silicon wafer. As they are not limited by the size of the crystalline substrate. TFT circuits	can have very large dimensions. The TFT on an insulating substrate has been	investigated in three different ways USPN 4,426,407 to Morin et al. issued Jan. 17, 1984, col. 1, lines 13-22 (emphasis added) (LPL Exh. 3).	Extrinsic Evidence: The Penguin Dictionary of Electronics 569 (3rd. ed. 1998) ("1998 Penguin") ("thin-film transistor (TFT) A
LPL's Construction				
Claim Term				

Defendants' Support																									
Defendants'	Collsu action																								·
LPL's Support		MOSFET that is	fabricated using thin-	film techniques on an	insulating substrate	rather than on a	semiconductor chip.")	(LPL Exh. 4); id. at	205-207 ("field-effect	transistor (FET) It	is a three terminal	semiconductor device	in which the current	flow through one pair	of terminals, the	source and the drain,	is controlled or	modulated by an	electric field that	penetrates the	semiconductor; this	field is introduced by	the voltage applied at	the third terminal, the	gate "); id. at 70
LPL's Construction																									
Claim Term																									

Claim Term	LPL's Construction	LPL's Support	Defendants' Construction	Defendants' Support
		("chip A small piece of single crystal of semiconductor material containing either a single component or device or an integrated circuit."). See also The Penguin Dictionary of Electronics, 71, 186-192, 583 (2nd. ed. 1988) ("1988 Penguin") (LPL Exh. 5).		
gate electrode	A patterned, electrically conductive material that controls current flow through the channel between the source electrode and drain electrode.	Intrinsic Evidence: "FIG. 2a shows in a sectional view the initial step for selectively forming a gate electrode 2 on an insulating substrate 1.	A conductive element of a single thin-film transistor that controls the current between source and drain by a voltage applied to its terminal. The gate	Intrinsic Evidence: "Metals such as Cr, Mo, W, Al, Ta, etc., and their silicides, impurity-doped polysilicon and other like materials can be

	inddan a riv	TOTAL PRINCIPLE	11
		Construction	
	Metals such as Cr,	electrode is distinct	used as said gate
•	Mo, W, Al, Ta, etc.,	from the gate line and	electrode 2." '737
	and their silicides,	the gate pad associated	Patent, col. 2 lines 14-
	impurity-doped	with the gate	16.
	polysilicon and other	electrode.	•
	like materials can be		"FIG. 3a illustrates a
	used as said gate		step in which gate
	electrode 2." '737		electrode 2 extending
	Patent at col. 2, lines		along one line and
	7-16.		gate electrodes 2' on
			another line are
	"FIG. 3a illustrates a		formed on a
	step in which gate		transparent insulating
	electrode 2 extending		substrate 1 such as
	along one line and		glass substrate." '737
	gate electrodes 2' on		Patent, col. 3 lines 26-
	another line are		28. See also Figs. 1-3;
	formed on a		Col. 1 lines 15-17;
	transparent substrate 1		
	such as a glass		Extrinsic Evidence:
****	substrate." '737		"Gate" is defined as a
"	Patent at col. 3, lines		structural element of a
	22-29.		TFT that "controls the
			current between

			
Defendants' Support	source and drain by a voltage applied to its terminal." 1984 IEEE 384, Exh. 1.	U.S. Patent No. 4,331,758 to Luo, Figures 8 and 8A, col. 7 line 17 to col. 8 line 9, Exh. 15. "Gate" is defined as "[a]n electrode or electrodes in a field-effect transistor." See The Penguin Dictionary of Electronics, 237 (2nd. ed. 1988) ("1988 Penguin"), Exh. 18.	Intrinsic Evidence: "[A] gate insulating film 3, a high-
Defendants' Construction			Successively depositing each constituent film on top
LPL's Support	See also Figs. 1-3; and claim 1.		Intrinsic Evidence: "[A]s shown in FIG. 1b, a gate insulating
LPL's Construction			The formation of the gate insulating film, the high-resistivity
Claim Term			continuously depositing

Defendants' Support	resistivity film 4, a low-resistivity a-Si:H	(usually hydrogenated	film 20 and a	conducting film 30	made of a metal or	other material are	successively formed	on said gate electrode	2 and substrate 1	without exposing them	to an oxidizing	atmosphere. Such	successive deposition	can be accomplished,	for instance, by	forming [films 3, 4	and 20] in the same	evacuated chamber in	a plasma CVD	apparatus. It is also	possible to form said	films successively in
Defendants' Construction	of the underlying film or structure without	interruption and	any processing steps	between the	deposition of each	constituent film.																
LPL's Support	film 3 (such as silicon nitride film) and an	amorphous silicon	continuously	deposited" '737	Patent at col. 1, lines	17-21.		"In the next step	illustrated in FIG. 2b	in a sectional view, a	gate insulating film 3,	a high-resistivity film	4, a low-resistivity a-	Si:H (usually	hydrogenated	amorphous silicon)	film 20 and a	conducting film 30	made of a metal or	other material are	successively formed	on said gate electrode
LPL's Construction	semiconductor film and conducting film	without intervening	HIMS.																			
Claim Term																		20 - 200 €	-			

Defendants' Support	the respective	chambers by using a	plasma CVD	apparatus having in-	line chambers.	Further, when a	sputtering or	metalizing chamber is	additionally provided,	conducting film 30	can be also deposited	continuously without	exposure to the	atmosphere." '737	Patent, col. 2 lines 17-	36.		See also '737 Patent	Col. 1 lines 17-21, 32-	54; col. 3 lines 28-35,	53-62; col. 4 lines 1-	13; Abstract.		Extrinsic Evidence:
Defendants' Construction																								
LPL's Support	2 and substrate 1	without exposing them	to an oxidizing	atmosphere. Such	successive deposition	can be accomplished,	for instance, by	forming [films 3, 4,	and 20] in the same	evacuated chamber in	a plasma CVD	apparatus. It is also	possible to form said	films successively in	the respective	chambers by using a	plasma CVD	apparatus having in-	line chambers.	Further, when a	smuttering or	metalizing chamber is	additionally provided,	conducting film 30
LPL's Construction																							1.00000	
Claim Term																				1				

1-1.A/750425.1

											_									•				
Defendants' Support	"Continuous" is	defined as "marked by	uninterrupted	extension in space,	time, or sequence."	1981 Webster's 243-	44, Exh. 3.		"Continuous" is	defined as "extending	or prolonged without	interruption or	cessation; unceasing,"	The American	Heritage Dictionary	317 (2d College Ed.	1985), Exh. 16.		W.E. Spear & P.G.	LeComber.,	Fundamental and	Applied Work on	Glow Discharge	Material, in The
Defendants' Construction																								
LPL's Support	can be also deposited	continuously without	exposure to the	atmosphere." '737	Patent at col 2, lines	17-37. See also '737	Patent at col. 3, lines	28-35, 54-62; col. 4,	lines 1-13; Abstract;	Figs. 2b and 3b; and	claims 1 and 2.		Extrinsic Evidence:	The American	Heritage College	Dictionary 1215 (2d	College Ed. 1985)	("1985 American	Heritage Dictionary")	(defining "successive"	as "[f]ollowing in an	uninterrupted order or	sequence.") (LPL Exh.	6); id. at 317 (defining
LPL's Construction				100. 100																				
Claim Term								,																

Claim Term	LPL's Construction	LPL's Support	Defendants'	Defendants' Support
			Construction	*
		"continuous" as		Physics of
		"extending or		Hydrogenated
		prolonged without		Amorphous Silicon I.
•		interruption or		Chapter 3 64-68 (J.D.
		cessation;		Joannopoulos and G.
		unceasing").		Lucovsky eds.,
				Springer-Verlag 1984)
		The American		("1984 Spear")
		Heritage College		(describing vacuum
		Dictionary 301 (3d		deposition systems)
		College Ed. 1997)		Exh. 4.
		(defining "continuous"		
		as "uninterrupted in		P.G. LeComber &
		time, sequence,		W.E. Spear, The
		substance, or extent")		Development of the a-
		(LPL Exh. 7).		Si:H Field Effect
				Transistor and its
		1981 Webster's 243-		Possible Applications,
		44 (defining		in 21D
		"[c]ontinuous" as		Semiconductors and
		"marked by		Semimetals 89-95
		uninterrupted		(1984) ("1984
		extension in space,		LeComber")
		time, or sequence.")		(describing single and

Defendants' Support	multi-chamber	deposition systems).	Exh. 5.	T. Kodama et al., A	Self-Alignment	Process for	Amorphous Silicon	Thin Film Transistors,	3-7 IEEE Electron	Device Letters 187-89	(Jul. 1982) ("1982	Kodama") (describing	a continuous	deposition process).	Exh. 6.	Japanese patent	publication JP 56-	135968 to Osada et al.	published October 23,	1981, Figs. 1, 2; Cols.	
Defendants' De Construction	nm	dep	EXI	T. F	Self	Pro	Am	Thi	3-7	Dev	(Jul	Koa	a co	deb	Exh	 Japa	qnd	135	qnd	198	
LPL's Support	(Defendant's Exh. 3.)					104 114 118													1115 AT 2		
LPL's Construction																					
Claim Term				_										" "					.,		

Claim Term	LPL's Construction	LPL's Support	Defendants' Construction	Defendants' Support
				of layers). Exh. 7.
				U.S. Patent No.
				4,331,758 to Luo, Col.
Contra Line will not in a Collection	4 41.11			1, Lines 9-54, Exh. 15.
gate insulating film	A thickness of	Intrinsic Evidence:	A thickness of	Intrinsic Evidence:
	material (such as	"Such successive	material (such as	'737 Patent, Figs. 1-3;
•	SiNx) that has high	deposition can be	SiNx) that has high	Col. 1 lines 17-21; col.
	electrical resistance	accomplished, for	electrical resistance	2 lines 17-32, 36-38;
	and insulates the	instance, by forming a	and insulates the gate	col. 3 lines 28-35.
	transistor gate from at	silicon nitride (SiNx)	electrode from the	
	least the transistor	film as gate insulating	transistor	Extrinsic Evidence:
	semiconductor.	film 3 from a mixed	semiconductor.	"Film" is defined as "a
	10. 11 10.	gas of SiH, and NH3,.		thin covering or
		" '737 Patent at		coating" and "an
		col. 2, lines 24-26.		exceedingly thin
				layer." 1981
		"[A] multi-layer film.		Webster's 425, Exh. 3.
		can be used as said		
		gate insulating film		"Gate" is defined as a
		3." '737 Patent at col.		structural element of a
		2, lines 36-38.		TFT that "controls the
				current between
		See also '737 Patent at		source and drain by a

i-LA/750425.i

JOINT CLAIM CONSTRUCTION STATEMENT -- EXHIBIT D

Defendants' Support	deposition can be	instance, by	forming a high-	resistivity a-Si:H film	4 by using SiH4 in	the same evacuated	chamber in a plasma	CVD apparatus."	'737 Patent, col. 2	lines 23-29.		"In place of said high-	resistivity amorphous	silicon film 4, there	can be used a film of	amorphous silicon-	fluorine alloy (a-Si:F)	or amorphous silicon-	hydrogen-fluorine	alloy (a-Si:H:F) using,	for instance, SiF ₄ , or a	microcrystalline	amorphous silicon
Defendants' Construction	intentionally added cimpurities to increase		resulting in an	electrical resistance		magnitude higher than	a low-resistivity c	semiconductor film. (•			•	I	93	<u>•</u>	3					4		3
LPL's Support	deposition can be	instance, by	forming a high-	resistivity a-Si:H film	4 by using SiH ₄ and	forming a n a-Si:H	film 20 from a mixed	gas of PH3 and SiH4	in the same evacuated	chamber in a plasma	CVD apparatus."	'737 patent at col. 2,	lines 23-29.		"In place of said high-	resistivity amorphous	silicon film 4, there	can be used a film of	amorphous silicon-	fluorine alloy (a-Si:F)	or amorphous silicon-	hydrogen-fluorine	alloy (a-Si:H:F) using,
LPL's Construction	material (such as	hydrogenated	amorphous silicon,	amorphous silicon-	fluorine alloy,	amorphous silicon-	hydrogen-fluorine	ailoy, or a	microcrystalline	amorphous silicon)	that has a higher	resistance to current	flow relative to the	low-resistivity	semiconductor film	(later recited in the	claim).	,					
Claim Term																							

Defendants' Support	film." '737 Patent,	col. 2 lines 38-43.		See also '737 Patent,	Figs. 1-3; col. 1 lines	8-11, 17-32; col. 2	lines 17-32; col. 3	lines 28-35.		Extrinsic Evidence:	Shyh Wang, Solid	State Electronics 129,	155 (McGraw Hill	1966) ("1966 Wang")	(describing relative	properties of	conductors,	semiconductors and	insulators), Exh. 8		P.G. LeComber,	Doping and the	Density of States of	Amorphous Silicon, in
Defendants' Construction																								
LPL's Support	for instance, SiF4, or a	microcrystalline	amorphous silicon	film." '737 patent at	col. 2, lines 38-43.		See also '737 Patent at	col. 1, lines 8-29, 32-	46, col. 2, lines 17-32,	38-43, 54-60; col. 3,	lines 7-10, 16-21, 28-	41, 48-62; col. 4, lines	1-23; Abstract; Figs.	1b-1d, 2b-2e, and 3b-	3d; and claims I and	7.		Extrinsic Evidence:	1988 Penguin at 131	(defining "doping	level" as a "[t]he	amount of doping	necessary to achieve	the desired
LPL's Construction																								
Claim Term				,																				

Defendants' Support	Fundamental Physics of Amorphous Semiconductors 46-55 (F. Yonezawa ed., Springer-Verlag 1981) ("1981 LeComber") (comparing doped and undoped semiconductors), Exh. 9. 1984 Spear 91-97 (comparing doped and undoped semiconductors), Exh. 9.	See also 1984 LeComber 89-95, Exh. 5; K.D. MacKenzie et al., The Characteristics and Properties of Optimised Amorphous
Defendants' Construction		·
LPL's Support	characteristic in a semiconductor. Low doping levels give a high-resistivity material; high doping levels give a low-resistivity material.") (LPL Exh. 5). Id. at 194 (defining "film" as a "coating with a minimal thickness dimension.")	
LPL's Construction		
Claim Term	-	

Defendants' Support	Silicon Field Effect Transistors, in A31 Applied Physics A, Solids and Surfaces	87-88 (1983) ("1983 MacKenzie"). Exh. 10.	"Layer" is defined as a "thickness, coating, or stratum spread out or covering a surface." 1985 American Heritage Dictionary 719, LPL Exh. 6.	Intrinsic Evidence: "[A] conducting film 30 made of a metal or other material" '737 Patent, Col. 2 lines 17- 23. "Further, when a sputtering or
Defendants' Construction				A thickness which includes a material consisting of an elemental metal, metal alloy, or film of optically transparent material, and having an electrical resistance several orders of
LPL's Support				Intrinsic Evidence: Claim 1 of the '737 patent, which recites "a conducting film containing at least a low-resistivity semiconductor film."
LPL's Construction				A thickness of electrically conductive material.
Claim Term				conducting film

Defendants' Support	metalizing chamber is	additionally provided,	conducting film 30	can be also deposited	continuously without	exposure to the	atmosphere." '737	Patent, col. 2 lines 32-	36.		"As said conducting	film 30, it is desirable	to use a stable	conducting film such	as a transparent	conducting film made	of a refractory metal	such as Cr, W, Mo,	Ta, etc., and silicides	thereof, or indium-tin-	oxide (ITO), SnO ₂ and	the like. Use of a	transparent conducting	film has the advantage
Defendants' Construction	magnitude lower than	a low-resistivity	semiconductor film.																					
LPL's Support	natent which recites	"said conducting film	is commosed of at least	two lavers consisting	of a low-resistivity	semiconductor film	and thereon a	refractory metal film	or transparent	conducting film.")	"In this example, no	conducting film is	formed on low-	resistivity amorphous	silicon film 20, but a	conducting film such	as ITO film may be	formed on said low-	resistivity film 20 as	in the example shown	in FIG. 2." '737	natent at col. 3. lines	48-52.
LPL's Construction															•									
Claim Term																	. 1004			enne 1 1				

	anddan c a ta	Detendants' Construction	Defendants' Support
			that the process is
	"In the next step		simplified when the
	illustrated in FIG. 2b		thin-film transistor of
	in a sectional view, a		this invention is
	gate insulating film 3,		applied to an active
	a high-resistivity film		matrix liquid crystal
	4, a low-resistivity a-		display." '737 Patent,
	Si:H (usually		col. 2 lines 46-53.
	hydrogenated		
	amorphous silicon)		"The same materials
	film 20 and a		as used for conducting
	conducting film 30		film 30 and other
	made of a metal or		materials such as Al
	other material are		can be used for said
	successively formed		drain and source
	on said gate electrode	٠.	electrode members 15,
	2 and substrate 1"		16." '737 Patent, col.
	'737 patent at col. 2,		3 lines 4-7.
	lines 17-23.		
			"In this example, no
	"As said conducting		conducting film is
	film 30, it is desirable		formed on low-
***************************************	to use a stable		resistivity amorphous
	conducting film such		silicon film 20, but a

Defendants' Support	conducting film such as ITO film may be formed on said low-resistivity film 20 as in the example shown in FIG. 2." '737 Patent, col. 3 lines 48-52. "The same is true with the interface of low-resistivity amorphous silicon film 20 and conducting film 30. Further, since the interfaces of low-resistivity amorphous silicon film 20 or conducting film 30 and drain and source electrodes 15, 16 can be cleaned" '737 Patent, col. 3 line 57—col. 4 line 2.
Defendants' Construction	
LPL's Support	as a transparent conducting film made of a refractory metal such as Cr, W, Mo, Ta, etc., and silicides thereof, or indium-timoxide (ITO), SnO ₂ and the like." '737 patent at col. 2, lines 46-50. See also '737 Patent at col. 1, lines 25-29, 32-51, col. 2, lines 10-36, 43-68; col. 3, lines 1-10, 28-35, 48-62; col. 4, lines 1-23; Abstract; Figs. 2b-2e and 3b-3d. "Deposition of a metallic grid coating 24, e.g. of highly doped silicon or aluminum (by CVD-plasma) on the entire
LPL's Construction	
Claim Term	

Defendants' Support	See also '737 Patent, Figs. 1-3; col. 2 lines 54-60.	Extrinsic Evidence: "Electrically conductive materials	that can be prepared by CVD comprise elemental metals,	metal alloys, superconductive compounds, and films of optically	transparent conductors." Thin Film Processes 315-317 (J.L. Vossen &	W. Kern eds., Academic Press 1978, Exh. 11.	See also 1966 Wang
Defendants' Construction							
LPL's Support	surface of the sample(g)." USPN 4,426,407 to Morin et al. issued Jan. 17,	1984, col. 3, lines 50- 52 (LPL Exh. 3). " wherein the	conductive coating is of highly doped silicon and is obtained	by reactive gaseous phase plasma." Id. at claims 5. See also id.	Extrinsic Evidence: 1985 American	Heritage Dictionary at 307 (defining "conduct[ing]" as "serv[ing] as a	medium or channel for conveying") (LPL Ex.
LPL's Construction							
Claim Term							

lants' Defendants' Support	129, 155, Exh. 8; 1984 Spear 91-97, Exh. 4.	See also support cited by LPL for the term "conducting film".		
Defendants' Construction				
LPL's Support	6).	I988 Penguin at 194 (defining "film" as a "coating with a minimal thickness dimension.") (LPL Exh. 5).	CRC Handbook of Chemistry and Physics 12-96 (75th ed., 1994- 1995) (discussing the resistivity of semiconducting minerals) (LPL Exh. 9).	Thin Film Processes 316-317 (J.L. Vossen & W. Kern eds., Academic Press 1978, (noting that "[t]hin
LPL's Construction				
Claim Term			,	

Defendants' Support			Intrinsic Evidence:	"[A] low-resistivity a-	Si:H (usually	hydrogenated	amorphous silicon)	film 20 are	successively formed	Such successive	deposition can be	accomplished, for	instance, by	forming a n+ a-Si:H	film 20 from a mixed	gas of PH3 and SiH4 in	the same evacuated	chamber in a plasma	CVD apparatus"
Defendants' Construction			A thickness of	semiconductor having	intentionally added	impurities to increase	its conductivity,	resulting in an	electrical resistance	many orders of	magnitude lower than	a high-resistivity	semiconductor film.						
LPL's Support	transparent and electrically conductive materials", including SnO ₂ , are "usually	classified" as semiconductors) (Defendants' Exh. 11).	Intrinsic Evidence:	"In the next step	illustrated in FIG. 2b	in a sectional view, a	gate insulating film 3,	a high-resistivity film	4, a low-resistivity a-	Si:H (usually	hydrogenated	amorphous silicon)	film 20 and a	conducting film 30	made of a metal or	other material are	successively formed	on said gate electrode	2 and substrate 1
LPL's Construction			A thickness of	semiconductor	material (such as low-	resistivity amorphous	silicon, hydrogenated	amorphous silicon,	amorphous silicon-	fluorine alloy,	amorphous silicon-	hydrogen-fluorine	alloy, or a	microcrystalline	amorphous silicon.	which contains	phosphorous or other	impurities to enhance	the conductivity of the
Claim Term			low-resistivity	semiconductor film															

Defendants' Support	'737 Patent. col. 2	lines 17-32.		"Such alloys [a-Si-F	or o Cittle offers	or a-Si.H.F alloy	using, for instance,	SiF ₄ , or a	microcrystalline	amorphous silicon	film] can be also used	for said low-resistivity	amorphous silicon	film 20, and such film	may contain other	impurites beside	phosphorous	impurities." '737	Patent, col. 2 lines 38-	45.		"In this example, no	conducting film is	formed on low-	resistivity amorphous
Defendants'																									
LPL's Support	without exposing them	without caposing areas	otmoephere Such	atmosphere: Such	successive deposition	can be accomplished,	for instance, by	forming a n ⁺ a-Si:H	film 20 from a mixed	gas of PH, and SiH4	.," '737 patent at col.	2. lines 17-30.		"In place of said high-	resistivity amorphous	silicon film 4, there	can be used a film of	amorphous silicon-	fluorine alloy (a-Si:F)	or amorphous silicon-	hydrogen-fluorine	alloy (a-Si:H:F) using,	for instance, SiF4, or a	microcrystalline	amorphous silicon
LPL's Construction		modification of the contract	fesistation to the	110W relative to tite	high-resistivity	semiconductor film.				***															
Claim Term									,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																

Claim Term	LPL's Construction	LPL's Support	Defendants'	Defendants' Support
			Construction	
		film. Such alloys can		silicon film 20, but a
		be also used for said		conducting film such
		low-resistivity		as ITO film may be
		amorphous silicon		formed on said low-
		film 20, and such film		resistivity film 20 as
		may contain other		in the example shown
		impurities beside		in FIG. 2." '737
		phosphorous		Patent, col. 3 lines 48-
		impurities." '737		52.
		patent at col. 2, lines		
		38-50.		The same is true with
				the interface of low-
		See also '737 Patent at		resistivity amorphous
		col. 1, lines 25-29,		silicon film 20 and
		32-51, col. 2, lines 17-		conducting film 30.
		45, 54-68; col. 3, lines		Further, since the
		1-10, 28-41, 48-62;		interfaces of low-
		col. 5, lines 1-23;		resistivity amorphous
		Abstract; Figs. 1d; 2b-		silicon film 20 or
		2e, and 3b-3d; and		conducting film 30
		claims 1 and 2.		and drain and source
				electrodes 15, 16 can
		Extrinsic Evidence:		be cleaned" '737
		1988 Penguin at 131		Patent, col. 3 iine 57 -

I-LA/750425.I

Claim Term	LPL's Construction	LPL's Support	Defendants'	Defendants' Support
			Construction	;
	-	(defining "doping		col, 4 line 2.
		level" as a "[t]he		
		amount of doping		See also '737 Patent,
		necessary to achieve		Figs. 1-3; Col. 1 lines
		the desired		8-11, 17-32; col. 2
		characteristic in a		lines 32-36, 46-60;
		semiconductor. Low		col. 3 lines 4-7.
		doping levels give		
		a high-resistivity		Extrinsic Evidence:
		material high doping		1984 Spear 91-97.
		levels pive a low-	•	Exh. 4; 1984
		resistivity material.")		LeComber 89-95, Exh.
		(I.Pl. Exh. 5).		5; 1966 Wang 129,
				155, Exh. 8; 1981
		1d. at 194 (defining		LeComber 46-55, Exh.
		"film" as a "coating		9; 1983 MacKenzie
		with a minimal		87-88. Exh. 10.
		thickness		
		dimension.").		"Layer" is defined as a
				"thickness, coating, or
				stratum spread out or
				covering a surface."
				1985 American
	100			Heritage Dictionary

Defendants' Support	719, LPL Exh. 6.	Intrinsic Evidence: "[A] low-resistivity a-Si:H (usually hydrogenated amorphous silicon) film 20 and a conducting film 30 made of a metal or other material are successively formed '737 Patent, col. 2 lines 17-23. "In this example, no conducting film is formed on low-resistivity amorphous silicon film 20, but a conducting film such as ITO film may be formed on said low-resistivity film 20 as in the example shown
Defendants' Construction		A conducting film with an adjoining thin layer of low-resistivity semiconductor and possibly other adjoining layers.
LPL's Support		Intrinsic Evidence: Claim 2 of the '737 patent, which recites "said conducting film is composed of at least two layers consisting of a low-resistivity semiconductor film and thereon a refractory metal film or transparent conducting film." Compare '737 patent at col. 3, lines 40- 41("exposed portion of low-resisitivity amorphous silicon film 20 is removed"), Figs. 2d and 3c with Claim 1 ("a fifth step for selectively
LPL's Construction		The conducting film is composed of a low-resistivity semiconductor film and possibly other conductive films.
Claim Term		conducting film containing at least a low-resistivity semiconductor film

Claim Term	LPL's Construction	LPL's Support	Defendants' Construction	Defendants' Support
		conducting film		in FIG. 2." '737
		exposed on said island		Patent, col. 3 lines 48-
		region").		52.
		Claim I ("a third sten		"The same is true with
,		in which said high		the interface of low-
		resistivity		resistivity amorphous
		semiconductor film		silicon film 20 and
		and said conducting		conducting film 30.
		film are selectively		Further, since the
		etched ") (note no		interfaces of low-
		separate mention is		resistivity amorphous
		made of low		silicon film 20 or
		resistivity		conducting film 30
		semiconductor film).		and drain and source
		100		electrodes 15, 16 can
		See also '737 patent at		be cleaned". '737
		col. 1, lines 18-36, 43-		Patent, col. 3 line 57 -
		57; col. 3, lines 28-41,		col. 4 line 2.
		48-62; col. 4, lines 1-		
		12; Figs 2b-2e, 3b-3d;		"A gate insulating
		claim 1.		film, a high-resistivity
				semiconductor film, a
		" wherein the		low-resistivity

Defendants' Support		semiconductor film	and if necessary a	conducting film are	successively deposited	in lamination".	'737 Patent, Abstract		See also '737 Patent,	Figs. 2b-2e; Claim 2;	Col. 2 lines 23-33, 43-	54; col. 3 lines 4-7.	Extrinsic Evidence:	"Contain" is defined	as "to have within,"	"comprise" or	"include." 1981	Webster's 242, Exh. 3		"Include" is defined as	"to take in or comprise	as part of a larger	aggregate or	principle." 1981
Defendants'	Construction																							
LPL's Support		conductive coating is	of highly doped	silicon and is obtained	by reactive gaseous	phase plasma." USPN	4,426,407 to Morin et	al. issued Jan. 17,	1984, claim 5 (LPL	Exh. 3). See also id.	col. 3, lines 50-52;	claims 1, 3, and 4.	Extrinsic Evidence:	1985 American	Heritage Dictionary at	315-316 (defining	"contain" as "to have	as component parts;	comprise; include")	(LPL Exh. 6).		1988 Penguin at 93	(defining "conductor"	as a "[a] material that
LPL's Construction							-																	
Claim Term								,																

Defendants' Support	Webster's 576, Exh. 3.	"Conducting material"	is defined as "a	conducting medium in	which the conduction	is by electrons, and	whose temperature	coefficient of	resistivity is, except	for certain alloys,	nonnegative at all	temperatures below	the melting point."	1984 IEEE 175, Exn.	•	"O semi conductor" is		defined as an	electronic conductor	with resistivity in the	range between metals	and insulators, in	which the electric-
Defendants' Construction																				•			
LPL's Support	offers a low resistance	to the passage of	electrical current:	when a potential	across it a relatively	large current flows.")	(LPL Exh. 5).	,	1d. at 131 (defining	"doming level" as a	"It]he amount of	doping necessary to	achieve the desired	characteristic in a	semiconductor. Low	doping levels give	a high-resistivity	material; high doping	levels pive a low-	resistivity material ").			
LPL's Construction																							
Claim Term																							

Defendants' Support	charge-carrier	concentration	increases with	increasing temperature	over some temperature	range". 1984 IEEE	815, Exh. 1.	See also 1983	MacKenzie 87-88.	Exh. 10; Japanese	patent publication JP	58-190061 to Aoki et	al, published	November 5, 1983,	Figs 4, 5; Cols. 7-9.	Exh. 12	 "Layer" is defined as a	"thickness, coating, or	stratum spread out or	covering a surface."	1985 American	Heritage Dictionary
Defendants' Construction																						
LPL's Support																						
LPL's Construction											•											
Claim Term																						

Defendants' Support	719, LPL Exh. 6.	Coo cumort for claim		_	oxidizing atmosphere"	below.															<u> </u>			
Defendants' Construction		4 Amazanhara that	An amnosphere unat would create an oxide	on a film.											•••									
LPL's Support		; ;	Intrinsic Evidence:	nrocese shown in	FIGS, 1a to 1d, since	the masking step	precedes the	deposition of n+	amorphous films 25,	26, natural oxide is	produced on the	exposed surface of	amorphous silicon	film 4. Although such	natural oxide can be	removed by an	aqueous solution of	hydrofluoric acid (HF)	or a similar substance,	the possibility is still	great that oxygen and	its compounds as well	as other impurities can	collect on the laminate
LPL's Construction			An atmosphere that	Would create	Suosiantiai ovidation	Oll & Hills.																		
Claim Term			oxidizing atmosphere																TO THE STATE OF TH					

Claim Term	LPL's Construction	LPL's Support	Defendants' Construction	Defendants' Support
		surface as it is		
		exposed to the		
		atmosphere. This		
		would give rise to		
		electrical resistance		
		between the source		
		and drain and between		
		channels in the thin-		
		film transistor thus		
		obtained, making such		
		transistor unable to		
		exhibit its desired		
		characteristics." '737		
		patent at col. 1, lines		
		32-44.		
	•			
		As described above,		
		according to the		
		present invention, no		
		oxides, etc., are		
		formed at the interface		
		of high-resistivity		
		amorphous silicon		
		film 4 and low-		

Defendants' Support																						
Defendants' Construction																					•	
LPL's Support	resistivity amorphous silicon film 20, so that	a good junction can be	formed. The same 1s	of low-resistivity	amorphous silicon	film 20 and	conducting film 30.	Further, since the	interfaces of low-	resistivity amorphous	silicon film 20 or	conducting film 30	and drain and source	electrodes 15, 16 can	be cleaned without	damaging the high-	resistivity amorphous	silicon film, a good	contact can be	obtained without	sacrificing the	inherent properties of
LPL's Construction																						
Claim Term		-																				

Defendants' Support			Intrinsic Evidence: "In the conventional process shown in FIGS. Ia to 1d, since the masking step precedes the deposition of n+ amorphous films 25, 26, natural oxide is produced on the
Defendants' Construction			Without permitting the gate insulating film, high-resistivity semiconductor film, low-resistivity semiconductor film, or conducting film to come into contact with an atmosphere that would create an oxide
LPL's Support	thin-film transistor." '737 patent at col. 3, line 53 – col. 4, line 2.	See also '737 Patent at col. 1, lines 21-51; col. 2 lines 17-53; col. 3, lines 28-35, 53-62; col. 4, lines 1-23; Abstract; Figs 2b-2e, 3b-3d; and claims 1 and 2.	Intrinsic Evidence: '737 patent at col. 1, lines 32-44, 47-53; col. 2, lines 17-36; col. 3, lines 28-35, 53-62; col. 4, lines 1-12; Figs. 2b-2e, 3b-3d; claims 1 and 2.
LPL's Construction			This phrase is a combination of previously defined or agreed constructions of "them" and "oxidizing atmosphere", namely, the gate insulating film, the high-resistivity
Claim Term			without exposing them to an oxidizing atmosphere

Defendants' Support	exposed surface of amorphous silicon film 4. Although such	natural oxide can be removed by an	aqueous solution of hydrofluoric acid (HF)	or a similar substance, the possibility is still	great that oxygen and	its compounds as well as other impurities can	collect on the laminate	surface as it is	exposed to the	atmosphere. This	would give rise to	electrical resistance	between the source	and drain and between	channels in the thin-	film transistor thus	obtained, making such	transistor unable to
Defendants' Construction	on any of these four films.																	
LPL's Support																		
LPL's Construction	semiconductor film, and the conducting film containing at least	a low-resistivity semiconductor film	are deposited without	atmosphere that would	create substantial oxidation on any of	these films.												•
Claim Term															·			

Defendants' Support	exhibit its desired characteristics." '737 Patent, col. 1, lines 32-46.	"[Films 3, 4, 20 and 30] are successively	formed on said gate	electrode 2 and substrate 1 without	exposing them to an oxidizing atmosphere.	Such successive	deposition can be	accomplished, for instance, by forming	[films 3, 4 and 20] in	the same evacuated	chamber in a plasma	also possible to form	said films successively	in the respective	chambers by using a
Defendants' Construction															
LPL's Support															
LPL's Construction											, "				
Claim Term								·				,			

Claim Term	LPL's Construction	LPL's Support	Defendants'	Defendants' Support
			Construction	
				plasma CVD
				apparatus having in-
				line chambers.
				Further, when a
				sputtering or
				metalizing chamber is
				additionally provided,
				conducting film 30
				can be also deposited
				continuously without
				exposure to the
				atmosphere." '737
				Patent, col. 2 lines 17-
				36.
		· E ·		
				"As described above,
				according to the
				present invention, no
				oxides, etc., are
				formed at the interface
				of high-resistivity
				amorphous silicon
				film 4 and low-
				resistivity amorphous

LPL's Construction	LPL's Support	Defendants' Construction	Defendants' Support
			silicon film 20, so that
			a good junction can be
			formed. The same is
			true with the interface
			of low-resistivity
	***************************************		amorphous silicon
			film 20 and
			conducting film 30."
			'737 Patent, col. 3,
	,		line 53-59.
			"A gate insulating
			film, a high-resistivity
			semiconductor film, a
			low-resistivity
	***************************************		semiconductor film
-	-		and if necessary a
			conducting film are
			successively deposited
			in lamination without
			exposing them to any
			oxidizing atmosphere
			including atmospheric
			air," '737 Patent,

Claim Term	LPL's Construction	LPL's Support	Defendants'	Defendants' Support
			Construction	
				Abstract.
				Extrinsic Evidence:
			110.11	1984 Spear 64-68, 91-
				97, Exh. 4; 1984
				LeComber 89-95, Exh.
				5; 1982 Kodama 187-
				89. Exh. 6; Japanese
				patent publication JP
				56-135968 to Osada et
				al. published October
			***************************************	23, 1981, Figs. 1, 2;
	pare			Cols. 7-31. Exh. 7.
setectively etched	The removal of	Intrinsic Evidence:	Have a selected	Intrinsic Evidence:
	selected portions of a	"Fig. 2c illustrates the	portion of the	"FIG. 2c illustrates the
	surface using etching	step in which said	substance of the	step in which said
	techniques (such as	conducting film 30,	conducting film, low-	conducting film 30,
	wet etching, plasma	low-resistivity	resistivity	low-resistivity
	etching, reactive ion	amorphous silicon	semiconductor film	amorphous silicon
	etching, and ion	film 20 and high-	and high-resistivity	film 20 and high-
	etching) in order to	resistivity amorphous	semiconductor film	resistivity amorphous
	produce a desired	silicon film 4 are left	removed using an	silicon film 4 are left
	pattern on the surface.	as an island region by	etching technique.	as an island region by
		etching in a single		etching in a single

Defendants' Support	masking step. Known etching techniques such as wet etching, plasma etching, reactive ion etching, ion etching, etc., can be used for this step." '737 Patent, col. 3 lines 54-60.	See also '737 Patent, Figs. 1-3; Col. 1 lines 17-21, 25-29; col. 2 lines 60-66; col. 3 lines 7-10, 44-48.	
Defendants' Construction			
LPL's Support	masking step. Known etching techniques such as wet etching, plasma etching, reactive ion etching, etc., can be used for this step." '737 patent at col. 2, lines 54-60.	See also '737 Patent at col. 1, lines 14-21, 25-29, 32-35; col. 2, lines 10-16, 54-66; col. 3, lines 7-10, 28-41, 44-48; col. 4, lines 3-9; Figs. 1a-1d; 2a-2e; 3a-3e; and claim 1.	USPN 4,331,758 to Luo issued May 25, 1982 (compare col. 7, line 39 – col. 8, line 10 (describing a wet etch) with col. 5, lines
LPL's Construction			
Claim Term			

JOINT CLAIM CONSTRUCTION STATEMENT -- EXHIBIT D

Defendants' Support			See support for claim term "island region
Defendants' Construction			Defendants contend that this phrase should
LPL's Support	1-27 (describing the use of a non-etching technique for forming a patterned surface)) (LPL Exh. 2).	Extrinsic Evidence: "etching Chemical erosions of selected portions of a surface in order to produce a desired pattern on the surface." 1988 Penguin 170-71 (LPL Exh. 5). Cf. id. at 299-300 (defining "lift off")	USPN 4,404,731 to Poleshuk issued Sep. 20, 1983 (LPL Exh. 8). Intrinsic Evidence: "FIG. 2c illustrates the
LPL's Construction			A discrete portion of the high-resistivity
Claim Term			island region

Defendants' Support	on said gate electrode" below.	
Defendants' Construction	be interpreted as part of the phrase "island region on said gate electrode."	
LPL's Support	step in which said conducting film 30, low-resistivity amorphous silicon film 20 and high-resistivity amorphous silicon film 4 are left as an island region by etching in a single masking step. Known etching techniques such as wet etching, reactive ion etching, ion etching etc. can	be used for this step." '737 patent at col. 2, lines 54-57. See also '737 Patent at col. 2, lines 54-60; col. 2, lines 54-60; Figs. 2c-2e, 3c-3d; and claim 1.
LPL's Construction	semiconductor film and conducting film that is formed by selective etching.	
Claim Term		

Defendants' Support	Intrinsic Evidence: The '737 patent drawings show an island of material with no other surrounding material. '737 Patent, Figs. 2c, 3b. "FIG. 2c illustrates the step in which said conducting film 30, low-resistivity amorphous silicon film 20 and high-resistivity amorphous silicon film 4 are left as an island region by etching in a single masking step." '737 Patent, col. 2 lines 54-57.
Defendants' Construction	Portion of the conducting film, low-resistivity semiconductor film and high-resistivity semiconductor film which has been etched around its entire perimeter into a separate isolated region located over the gate electrode of a single thin-film transistor.
LPL's Support	See definitions of "island region" and, supra.
LPL's Construction	This phrase is a combination of previously defined or agreed constructions of "island region", "on", and "gate electrode", namely, a discrete portion of the high-resistivity semiconductor film and conducting film that is formed by selective etching. The discrete portion is located above and supported by or in contact with the gate electrode.
Claim Term	island region on said gate electrode

Defendants' Support	Extrinsic Evidence: "Island" is defined as "1: a tract of land surrounded by water and smaller than a continent 2: something resembling an island esp. in its isolated or surrounded position". 1981 Webster's 608. Exh. 3. A.J. Snell et al., Application of Amorphous Silicon Field Effect Transistors in Addressable Liquid Crystal Display Panels, in 24 Applied Physics at 357, 358 (April 1981), Exh. 17.	Intrinsic Evidence:
Defendants' Construction		Forming in selected
LPL's Support		Intrinsic Evidence:
LPL's Construction		Forming a pattern of
Claim Term		selectively forming

Defendants' Support	'737 Patent, Figs. 1-3; Col. 1 lines 15-17; col. 2 lines 10-14, 60-66; col. 3 lines 34-41; Abstract.	Intrinsic Evidence: '737 Patent, Figs. 1-3; Col. 1 lines 15-17; col. 2 lines 10-14, 60-66; col. 3 lines 4-7, 36-44; Abstract.
Defendants' Construction	regions only.	Forming a source electrode and drain electrode in selected regions only by depositing a conducting film or other material such as Al.
LPL's Support	'737 Patent at col. 1, lines 14-17, 25-29; col. 2, lines 10-36, 60-68; col. 3, lines 1-10, 24-52; col. 4, lines 3-9; Abstract; Figs. 1a-1d, 2a-2e, 3a-3d; and claim 1.	"In the next step illustrated in FIG. 3c, a transparent conducting film such as ITO film is deposited; then, drain electrode 15 and source electrode 16 which doubles as a picture cell electrode are selectively formed and the exposed portion of low- resistivity amorphous silicon film 20 is
LPL's Construction	material (for example, by depositing material and selectively etching portions of the material away).	The source electrode and drain electrode are selectively formed together.
Claim Term	;	a fourth step for selectively forming a source electrode and drain electrode

Defendants' Support	·	Intrinsic Evidence: "Thereafter, as illustrated in FIG. 1d, for instance n+ amorphous silicon films 25, 26 and metal (such as Al) films 15, 16 are deposited and selectively etched to form drain and source electrodes 5, 6, thereby completing a thin-film transistor unit." '737 Patent,
Defendants' Construction		A conductive element of a single thin-film transistor formed over the source region from which charge carriers flow into the channel toward the drain. The source electrode is distinct from the source/data line and the source/data line and the source/data with the source electrode.
LPL's Support	removed." '737 Patent at col. 3, lines 36-41. See also '737 Patent at col. 1, lines 21-29, 32-51; col. 2, lines 17-68; col. 3, lines 1-14, 28-62; col. 4, lines 1-12; Abstract; Figs. 1d, 2d-2e, 3c-3d; and claim 1.	"Then, as illustrated in FIG. 2d in a sectional view, drain and source electrode members 15, 16 are selectively provided, and conducting film 30 and low-resistivity amorphous silicon film 20 shown in FIG. 2c are selectively removed with said electrode members 15,
LPL's Construction		A patterned, electrically conductive material formed over the source region. Current flows through the channel between the source electrode and drain electrode under control of the gate electrode.
Claim Term		source electrode

Defendants' Support		col. 1 lines 25-29.		See also '737 Patent,	Figs 1d, 2d-2e, 3c-3d;	Col. 2 lines 60-66; col.	3 lines 36-41, 57-62.		Extrinsic Evidence:	"Source" is defined as	a device structure	which "contains the	terminal from which	charge carriers flow	into the channel	toward the drain. It	has the potential	which is less attractive	than the drain for the	carriers in the	channel." 1984 IEEE	855, Exh. 1.	1	"Source" is defined as	"[t]he electrode m a
Defendants'	Construction							o-																	n.
I.PL's Support	•	16 serving at least as a	part of the mask"	² 737 Patent at col. 2,	lines 60-66		"In the final step	illustrated in FIG. 2e,	a surface passivation	film 8 is deposited,	and the drain and	source electrodes 15,	16 and gate electrode	2 are partly exposed	(not shown)." '737	Patent at col. 3, lines	11-14		See also '737 Patent at	col lines 21-29, 32-	51. col 2 lines 17-68.	col. 3, lines 1-14, 28-	62; col. 4, lines 1-12;	Abstract; Figs. 1d, 2d-	20 20 2d. and claim 1
I PI's Construction													المعدد المحدد												
Oloim Torm	Claim Ivim										_					-									

Claim Term	LPL's Construction	LPL's Support	Defendants' Construction	Defendants' Support
				field-effect transistor
		"[A]il of the source		that supplies charge
		electrodes 23 in any		carriers (holes or
		column are electrically		electrons) to the
		connected together		interelectrode space."
		since each source		1998 Penguin 532,
		electrode forms a		Exh. 18.
		portion of the source		
		bus conductor. By		
	·	electrically addressing		
		any given column		•
		source bus conductor		
		23 and any given row		
		gate bus conductor, a		
		single transistor of the		
		array can be turned on,		
		thereby permitting		
		current to flow from		
		its source through the		
		conductive channel of		
		the semiconductive		
		material to the		
		corresponding drain.		
		This then can be		

Defendants' Support			Intrinsic Evidence: "Thereafter, as illustrated in FIG. 1d, for instance n+ amorphous silicon films 25, 26 and metal (such as Al) films 15, 16 are deposited and selectively etched to
Defendants'	Construction		A conductive element of a single thin-film transistor formed over the drain region into which charge carriers flow from the source into the channel.
LPL's Support	11	utilized to alter the field across an electrooptical device, such as a liquid crystal layer, thus providing an optical read-out of a bit of information." USPN 4,331,758 to Luo issued May 25, 1982 at col. 7, lines 40-58; col. 8, lines 1-10 (LPL Exh. 2). See also id. Figs. 8 and 8A.	"Then, as illustrated in FIG. 2d in a sectional view, drain and source electrode members 15, 16 are selectively provided, and conducting film 30 and low-resistivity
I.Pl.'s Construction			A patterned, electrically conductive material formed over the drain region. Current flows through the channel between the source electrode and drain electrode under control of the
Claim Term			drain electrode

JOINT CLAIM CONSTRUCTION STATEMENT -- EXHIBIT D

U.S. Patent No. 4,624,737

gate electrode.			
gate electr		Construction	
	amorphous silicon		form drain and source
	film 20 shown in FIG.		electrodes 5, 6,
	2c are selectively		thereby completing a
	removed with said		thin-film transistor
	electrode members 15,		unit." '737 Patent,
	16 serving at least as a		col. 1 lines 25-29.
	part of the mask "		
	'737 Patent at col. 2,		See also '737 Patent,
	lines 60-66. See also		Figs 1d, 2d-2e, 3c-3d;
	'737 Patent at col. 1,		Col. 2 lines 60-66; col.
	lines 21-29, 32-51;		3 lines 36-41, 57-62.
	col. 2, lines 17-68;		
	col. 3, lines 1-14, 28-		Extrinsic Evidence:
	62; col. 4, lines 1-12;		"Drain" is defined as a
	Abstract; Figs. 1d, 2d-		device structure which
	2e, 3c-3d; and claim 1.		"contains the terminal
			into which charge
			carriers flow from the
			source into the
			channel. It has the
			potential which is
			more attractive than
			the source for the
	 - 10 * H		carriers in the

Defendants' Support	channel." 1984 IEEE 276, Exh. 1. "Drain" is defined as "[t]he electrode of a field-effect transistor through which carriers leave the interelectrode space." 1998 Penguin 152, Exh. 18.	Intrinsic Evidence: '737 Patent, Figs. 1d, 2d-2e, 3c-3d; Col. 1 lines 25-29; col. 2 lines 60-66; col. 3 lines 36-41, 57-62. Extrinsic Evidence: The verb "contact" is defined as "to bring into contact with" and the noun is defined as
Defendants' Construction		Touching a part of the surface of the island region.
LPL's Support		Intrinsic Evidence: '737 Patent at col. 3, lines 53-62, col. 4, lines 1-2; Figs. 2d-2e; 3c-3d. Extrinsic Evidence: 1985 American Heritage Dictionary at 315 (defining "contact" as a
LPL's Construction		Forming an electrical connection to a part of the surface of the island region.
Claim Term		contacting a part of the surface of said island region

Defendants' Support	"a union or junction of surfaces" or "the junction of two electrical conductors through which a current passes." 1981 Webster's 242, Exh. 3. The noun "contact" is defined as "the coming together or touching of two objects or surfaces." 1985 American Heritage Dictionary at 315, LPL Exh. 6.	Intrinsic Evidence: '737 Patent, Figs. 1-3 Col. 1 lines 17-21, 25- 29; col. 2 lines 60-66; col. 3 lines 7-10, 44- 48.
Defendants' Construction		Removing selected regions only.
LPL's Support	connection between two conductors that permits a flow of current") (LPL Exh. 6).	Intrinsic Evidence: "Thereafter, as illustrated in FIG. 1d, for instance n+ amorphous silicon films 25, 26 and metal (such as Al) films 15, 16 are deposited and
LPL's Construction		The removal of selected portions of a surface using etching techniques (such as wet etching, plasma etching, reactive ion etching, and ion etching) or other
Claim Term		selectively removing

Defendants' Support	
Defendants' Construction	
LPL's Support	selectively etched to form drain and source electrodes 5, 6, thereby completing a thin-film transistor unit." '737 Patent, col. 1, lines 25-29. "Then, as illustrated in FIG. 2d in a sectional view, drain and source electrode members 15, 16 are selectively provided, and conducting film 30 and low-resistivity amorphous silicon film 20 shown in FIG. 2c are selectively removed with said electrode members 15, 16 serving at least as a part of the mask to form drain electrode 5
LPL's Construction	techniques in order to produce a desired pattern on the surface.
Claim Term	

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT D

U.S. Patent No. 4,624,737

Defendants' Support										
Defendants' Construction										
LPL's Support	and source electrode 6." '737 Patent at col. 2, lines 60-66.	"[D]rain electrode 15 and source electrode	picture cell electrode are selectively formed	and the exposed portion of low-resistivity amorphous	silicon film 20 is removed." '737	Patent at col. 3, lines 38-41.	See also '737 Patent at col. 1, lines 14-29;	col. 2, lines 10-14, 54- 68: col. 3, lines 1-16.	24-52; Abstract, Figs. 1a-1d, 2a-2e, 3a-3d;	and claim 1.
LPL's Construction										
Claim Term		N. 1812		***			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			

Defendants' Support	See support for claim term "said source and drain electrodes serving as at least a part of the mask" below.	
Defendants' Construction	At least a part of the layer which defines the edges of the selectively removed region.	
LPL's Support	"Then, as illustrated in FIG. 2d in a sectional view, drain and source electrode members 15, 16 are selectively provided, and conducting film 30 and low-resistivity amorphous silicon film 20 shown in FIG. 2c are selectively removed with said electrode members 15, 16 serving at least as a part of the mask to form drain electrode 5 and source 1, lines 14-29; col. 2, lines 10-14, 54-	68; col. 3, lines 1-16,
LPL's Construction	A "mask" is a pattern above a surface from which material is to be selectively removed. The pattern is made of material that is resistive to the removal technique relative to material to be removed.	
Claim Term	at least a part of the mask	

Defendants' Support		rain Intrinsic Evidence:	
Defendants' Construction		The source and drain electrodes make a	significant contribution to
LPL's Support	24-52; Abstract; Figs. 1a-1d, 2a-2e, 3a-3d; and claim 1; USPN 4,331,758 to Luo issued May 25, 1982 at col. 5, lines 37-col. 6, line 7 (LPL Exh. 2). Extrinsic Evidence: 1988 Penguin at 194 (defining "mask" as "A device used to shield selected areas of a semiconductor chip during the manufacture of semiconductor components and integrated circuits.) (LPL Exh. 5).	See definition of "source electrode".	"drain electrode," and "at least a nart of the
LPL's Construction		This phrase is a	previously defined
Claim Term		said source and drain	at least a part of the

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT D

U.S. Patent No. 4,624,737

Claim Term	LPL's Construction	LPL's Support	Defendants' Construction	Defendants' Support
	"source electrode",	mask", supra.	defining the edges of	film 20 shown in FIG.
	"drain electrode," and		the selectively	2c are selectively
	"at least a part of the		removed region.	removed with said
	mask", namely, the		•	[drain and source]
	source and drain			electrode members 15,
	electrodes serve as at			16 serving at least as a
	least part of the			part of the mask to
	pattern placed above a			form drain electrode 5
	surface from which			and source electrode
	material is to be			6." '737 Patent, col. 2
	selectively removed,			lines 60-66.
	where the pattern is			
	made up of material			See also '737 Patent,
	that is resistive to the			Figs. 1d, 2d, 3c; col. 4
	removal technique			lines 2-6.
	relative to material to			
	be removed.			Extrinsic Evidence:
				U.S. Patent No.
				5,905,274 to Ahn et
				al., Figs. 1E, 4E; col. 2
				lines 32-39; col. 6
				lines 55-61. Exh. 13.
				11 & D
				U.S. Patent No.

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT D

U.S. Patent No. 4,624,737

Claim Term	LPL's Construction	LPL's Support	Defendants'	Defendants' Support
			Construction	
				6,025,605 to Lyu,
	***			Figs. 2D, 3I; Col. 1
				lines 60-64; col. 2
				lines 49-52; col. 4
				lines 8-12. Exh. 14.
"forming on"	Providing above	Intrinsic Evidence:	Giving form or shape	Intrinsic Evidence:
•	and supported by or in	'737 patent at col. 1,	to above and	'737 patent, Figs. 2a-
	contact with.	lines 14-17; col. 2,	supported by or in	2e, 3a-3d; col. 1 lines
		lines 8-17; Figs. 1a,	contact with.	14-17, 21-31; col. 2
		2a, 3a.		lines 8-35, 60-66; col.
				3 lines 36-57
				Extrinsic Evidence:
				"Form" is defined as
				"to give form or shape
				to; to give a particular
				shape to; to serve to
				make up or
				constitute." 1981
				Webster's 447, Exh. 3.



EXHIBIT E

CLAIM TERMS	AGREED CONSTRUCTION
"substrate"	The material (such as glass) upon which a transistor or
	integrated circuit is fabricated to provide mechanical
	support.
"overlying"	Above.
"contact hole"	An opening formed in one or more insulative layers to
	expose a portion of a conductive layer for purposes of
	forming an electrical connection.
"via hole"	An opening formed in one or more insulative layers to
	expose a portion of a conductive layer for purposes of
	forming an electrical connection between two metallization
	patterns.
"fiquid crystal display	A type of display that generates an image by directing light
device"	through an array of liquid crystal pixels, where the amount
	of light effused by each pixel is controlled via an electric
	field varying the orientation of the liquid crystal molecules
	contained within the pixel.
"material suitable for forming	A transparent, electrically conductive material that can be
a pixel electrode"	deposited and patterned, such as indium tin oxide (ITO).
"pixel electrode	A pattern of transparent electrically conductive material that
4	stores charge to drive the liquid crystal material within an
	individual element of the liquid crystal display device.
"patterning"	The removal of selected portions of a surface using etching
	techniques in order to produce a pattern in the remaining
	material.

CLAIM TERMS	AGREED CONSTRUCTION
"insulative layer" and	A thickness of non-conductive material (such as SiNx) that
"insulating film"	has high electrical resistance.
"indium tin oxide layer"	A thickness of indium tin oxide (ITO).
"semiconductor layer"	A thickness of a semiconductor material, such as amorphous
	silicon,
"impurity-doped	A thickness of semiconductor material, such as amorphous
semiconductor layer"	silicon, to which impurities (such as phosphorous atoms)
	have been added to enhance electrical conductivity.
"passivation layer"	A thickness of insulative material that provides protection
	such as electrical stability and chemical isolation.
"transparent conductive	A thickness of transparent electrically conductive material.
layer"	
conductive layer	A thickness of electrically conductive material.
one of a plurality of terminals	One of the terminals (i.e., source, drain, or gate) of a thin
of a thin film transistor	film transistor.




EXHIBIT F

Defendant's Support	Intrinsic Evidence: "As shown in FIG. 2c, a conductive layer for forming source electrode 7 and drain electrode 8 is deposited on the substrate by patterning a sputtered layer of conductive material." '449 Patent, col. 3 lines 63-66 (emphasis added). "As shown in FIG. 2d, a passivation layer 9, e.g., a nitride film, is deposited on the entire surface of the substrate by a CVD process." '449 Patent, col. 4 lines 6-8 (emphasis added). "As shown in FIG. 2e, an indium tin oxide
Defendants' Construction	Above and supported by or in contact with.
L.P.L's Support	Intrinsic Evidence: '449 patent claims 1, 6, 8, 10, 11 (compare use of "on" with use of "overlying"). " forming a first conductive layer pattern on a substrate forming a second insulative layer overlying said substrate
LPL's Construction	Touching a top or side of. LPL believes this term has the same meaning as "formed on" and "disposed on", infra.
Claim Term	To Control of the Con

Defendant's Support	/ITO) lever is next	(110) layer is near	deposited on the	substrate by sputtering	or a CVD process"	'449 Patent, col. 4 lines	16-19 (emphasis	added).	or C. (440 Betont	See also 449 Faicht,	Figs. 1-3, 5; Col. 1	lines 15-19, 34-64; col.	2 lines 5-13, 37-41, 56-	67; col. 3 lines 44-66;	col. 4 lines 39-41, 65-	68; col. 5 lines 1-17;	Claims 1, 2, 6, 8, 10,			The state of	EXITINSIC EVIDENCE.	"On" is defined as "1.a.	Used to indicate	position above and	supported by or in	contact with: The vase	
Defendants' Construction																											
LPL's Support		" patterning said	second conductive	layer to form source	electrode and a drain	electrode on said	active layer; forming a	passivation film	overlying said	substrate including	said source pad"	Claim 11 (emphasis	oddad)	auuca).	"An amormhous	oilioon active layer 4	in formed on a norther	is lutilica on a portuon	of gate insulating film	3 overlying gate 2."	'449 patent at 1:42-44	(emphasis added.)	(in the state of t	See also '449 natent at	1.31.48 56-64 2.37-	46 3:44-67 4:19-23	TO, J.T. (20, TT.), 107
LPL's Construction				-														,									
Claim Term																											

1-14/750423.1

Claim Term	LPL's Construction	LPL's Support	Defendants'	Defendant's Support
			Construction	
		4:39-41, 4:65-5:7;		is on the table. b. Used
		Figs. 1a-f, 2a-e, 3;		to indicate contact with
		Claims 1, 2, 6, 8, 10,		or extent over (a
		11; '449 patent		surface) regardless of
		prosecution history,		position: A picture on
		including Office		the wall."
		Action of 8/1/97 at p.		The American Heritage
		2.		College Dictionary 953
				(3d ed. 1997), Exh. 8.
		Extrinsic Evidence:		
		1997 American		"On" is defined as "1.
		Heritage Dictionary at		- Used to indicate: a.
		953 (defining "on" as		Position above and in
		"[u]sed to indicate		contact with <the td="" vase<=""></the>
		contact with or extent		is on the bureau> b.
		over (a surface)		Contact with a surface,
		regardless of		regardless of position
		position") (LPL Exh.		<a on="" painting="" td="" the<="">
		5); id. at 974 (defining		wall>." Webster's II
		"overlie" as "to lie		New College
		over or on"); id. at 972		Dictionary 764 (1995)
		(defining "over" as		("1995 Webster's"),
		"[i]n or at a position		Exh. 6.
		above or higher than:		

I-EA/750423.1

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT F

U.S. Patent No. 5,825,449

Defendant's Support	'449 Patent, Figs. 1c- 1f, 2d-2e, 3, 5 (showing contact holes made in one side and out the opposite side). See also '449 Patent, col. 1 lines 52-55; col. 4 lines 6-26, 47-64; col. 5 lines 8-22, 33-38. Extrinsic Evidence: "Through" is defined as "in one side and out the opposite or another side". 1995 Webster's 1150 (1995), Exh. 6.	See also agreed construction for "contact hole."	Intrinsic Evidence: '449 Patent, Figs. 1c-
Defendants' Construction	in one side and out the opposite side.		Made in one side and out the opposite side.
LPL's Support	Figs. 1b-1f, 2b-2e, 3-5; 1:51-2:10; 2:31-3:14; 3:50-4:41; 4:47-5:47. Compare Claim 1 ("indium tin oxide layer extends through said first and second contact holes") with Figure 5 (showing indium tin oxide layer 6D entering one side of holes in insulative films 3 and 9 but not exiting out the opposite side).		See definition of "contact hole is
LPL's Construction	formed in the layer.	·	See definition of "contact hole is
Claim Term	provided through		provided through

Defendant's Support	1f, 2d-2e, 3, 5; Col. 1 lines 52-55; col. 4 lines 6-26, 47-64; col. 5 lines 8-22, 33-38.	Extrinsic Evidence: "Through" is defined as "in one side and out the opposite or another side". Webster's II New College Extrinsic Evidence 1150 (1995) ("1995 Webster's"), Exh. 6.	See also agreed construction for "contact hole."
Defendants' Construction			ı
LPL's Support	provided through layer", supra.		
LPL's Construction	provided through layer", supra.		
Claim Term			

143/38433

Defendant's Support	Intrinsic Evidence: '449 Patent, Figs. 1-5; Col. 1 lines 13-33. Extrinsic Evidence: "Thin film technology" for circuits and systems is defined as "a technology in which a thin film (a few hundred to a few hundred to a few hundred to a spelied by vacuum deposition to an insulating substrate". 1984 IEEE 939, Exh. 2. Paul K. Weimer, The TFT — A New Thin-Film Transistor in 49 Proceedings of the IRE 1462-64 (1962). Exh.	7.
Defendants' Construction	A semiconductor device in which the current flow between source electrode and drain electrode is controlled by an electric field that penetrates the semiconductor; this field is introduced by a voltage applied at the gate electrode, which is separated from the semiconductor by an insulating layer. The thin-film transistor is formed using thin-film techniques on an insulating substrate.	
LPL's Support	Intrinsic Evidence: '449 patent at 1:22-33; Figs. 1-6. '449 patent prosecution history, inchuding Amendment of 11/17/97 at p. 5 ("The terminals of a thin film transistor correspond to the gate, source, and drain.") (LPL Exh. 3). See also Amendment of 11/17/97 at pp. 2-7. Extrinsic Evidence: 1998 Penguin 569 ("thin-film transistor (TFT) A MOSFET that is fabricated using thin-film techniques on an insulating	substrate rather than
LPL's Construction	A three terminal semiconductor device in which the current flow through one pair of terminals, the source and drain, is controlled or modulated by an electric field that penetrates the semiconductor; this field is introduced by a voltage applied at the third terminal, the gate, which is separated from the semiconductor by an insulating layer. The thin-film transistor is formed using thin-film techniques on an insulating substrate	crystal cilicon wafer
Claim Term	thin film transistor	

						_												-	-						
Defendant's Support																									
Defendants'	Construction																								
LPL's Support		on a semiconductor	chip.") (LPL Exh. 6);	id. at 205-207 ("field-	effect transistor (FET)	It is a three	terminal	semiconductor device	in which the current	flow through one pair	of terminals, the	source and the drain,	is controlled or	modulated by an	electric field that	penetrates the	semiconductor; this	field is introduced by	the voltage applied at	the third terminal, the	gate"); id. at 70	("chip A small	piece of single crystal	of semiconductor	material containing
LPL's Construction																					•				
Claim Term																								2.111	

Defendant's Support		Intrinsic Evidence: '449 Patent, Figs. 2d- 2e, 3, 5; Col. 4 lines 6- 26, 47-64; col. 5 lines 8-22, 33-38.
Defendants' Construction		Having a selected portion of the substance of the first and second insulating layers removed using an etching technique.
LPL's Support	either a single component or device or an integrated circuit.").	Intrinsic Evidence: '449 patent at 1:47-55, 2:8-10, 31-36. 50-51, 3:59-61, 3:67-4:1, 4:8-19, 35-39, 47-50, 5:1-15, 40-47; Figs. 1b-f, 2b-e, 3; Claims 8, 9, 11.
LPL's Construction		Removing selected portions of a surface using etching techniques (such as wet etching, plasma etching, reactive ion etching, and ion etching) in order to produce a desired
Claim Term		selectively etching

I-LA/75(H23.1

Defendant's Support		*Referring first to FIG. 2a, a conductive layer is formed on a transparent glass substrate 1 and patterned to form a gate electrode 2, a storage capacitor electrode 2D, and a electrode 2D, and a electrode 2D, and a cate electrode is used
Defendants' Construction		A conductive element of a single thin-film transistor that controls the current between source and drain by a voltage applied to its terminal. The gate electrode is distinct from the gate line and the gate pad associated with the gate electrode.
LPL's Support	Extrinsic Evidence: 1998 Penguin at 190 (defining "etching" as "[c]hemical erosions of selected portions of a surface in order to produce a desired pattern on the surface.") (LPL Exh. 6). Cf. id. at 314-15 (defining "lift-off.").	Intrinsic Evidence: "[A] conductive layer is formed on a transparent glass substrate 1 and patterned to form gate 2, a storage capacitor electrode 2D, a source pad 2A and a gate pad 2B. '449 patent at 4:65-5:1.
LPL's Construction	pattern on the surface.	A patterned, electrically conductive material that controls current flow through the channel between the source electrode and drain electrode.
Claim Term		gate electrode

LPL's Construction LPL's Support	FIG. 2a, a conductive	layer is formed on a	transparent glass	substrate I and	patterned to form a	gate electrode 2, a	storage capacitor	electrode 2D, and a	gate pad 2C, all of the	same material. The	gate electrode is used	for applying a voltage	in order to drive the	active layer in the	completed TFT	device." '449 Patent,	3:44-49.		See also '449 patent at	1:22-38, 56-60, 2:37-	44, 2:56-61, 3:44-49,	4:47-53; 5:29-38;	Figs. 1a-f, 2a-e, 3-6;	
Defendants' Construction																				-				
Defendant's Support	for applying a voltage	in order to drive the	active layer in the	completed TFT	device." '449 Patent,	col. 3 lines 44-49.		See also '449 Patent,	Figs. 1-3, 5; col. 4,	lines 50-53.		Extrinsic Evidence:	"Gate" is defined as a	structural element of a	TFT that "controls the	current between source	and drain by a voltage	applied to its terminal".	1984 IEEE 384, Exh.	2.		"Gate" is defined as	"[a]n electrode or	

Claim Term	LPL's Construction	LPL's Support	Defendants' Construction	Defendant's Support
				effect transistor." The Penguin Dictionary of Electronics, 237 (2nd. ed. 1988) ("1988 Penguin"), Exh. 10.
gate pad	A portion of patterned, electrically conductive	Intrinsic Evidence:	A portion of patterned	Intrinsic Evidence:
	material that is	is formed on a	material that is	Data Pade 640 are
	provided near the	transparent glass	matchial that is	connected to the gate
	periphery of the thin	substrate 1 and	periphery of the thin	lines and data lines to
	film transistor array to	patterned to form gate	film transistor array	receive datas from gate
	receive data from a	2, a storage capacitor	that is necessary to	driver and data driver
	gate driving circuit.	electrode 2D, a source	communicate	respectively." '449
		pad 2A and a gate pad	information from an	Patent, col. 1 lines 27-
		2B. '449 patent at	external driving circuit	30.
. —		4:65-5:1.	to a gate electrode.	
				"Gate pad 2B is used
		"[S]ource pad 2A is		for receiving a voltage
		composed of gate		to drive and active

Defendant's Support	layer in the completed TFT device." '449 Patent, col. 1 lines 34-38. "Since a pad wiring layer is necessary in order to communicate information from an external driving circuit to the gate and source, a gate insulating film 3 is selectively etched to expose source pad 2A and gate pad 2B (see FIG. 1c)." '449 Patent,	"Then, a predetermined portion of passivation layer 9 and gate insulating film 3 are selectively etched thereby exposing a
Defendants' Construction		
LPL's Support	material, as in the conventional method, and is formed at the same time as gate 2, storage capacitor electrode 2D and gate pad 2B." '449 patent at 4:51-53. See also '449 patent at 1:22-38, 1:52-60, 2:8-10, 2:19-26, 3:44-49, 4:6-14, 4:21-27, 4:35-41, 4:47-53, 4:65-5:1, 5:19-23; Figs. 1a-f, 3, 6; Claims 10-11.	Extrinsic Evidence: 1998 Penguin at 47 (defining "bonding pads" as "[m]etal pads arranged on a semiconductor chip (usually around the
LPL's Construction		
Claim Term		

Defendant's Support	predetermined region of gate pad 2C. For external electrical connections It is necessary to exposed pads 7A and 2C [sic]." '449 Patent, col. 4 lines 8-15.	See also '449 Patent, Figs. 1-3, 5; Claims 10- 11.	Extrinsic Evidence: "Gate" is defined as the structural element of a thin film transistor that "controls the current	between source and drain by a voltage applied to its terminal." 1984 IEEE 384, Exh. 2.
Defendants' Construction				
LPL's Support	edge) to which wires may be bonded so that electrical connection can be made to the component(s) or circuit(s) on the chip.") (LPL Exh. 6).			
LPL's Construction				
Claim Term				

Defendant's Support	European Patent No. 530834 to Matsuda, Figs. 1 and 3, Col. 4 lines 14-25, Exh. 9.	See also support cited by LPL for the term "gad pad."	"Gate Pads 630 and Data Pads 640 are connected to the gate lines and data lines to receive datas from gate driver and data driver respectively." '449 Patent, Col. 1 lines 27- 30. "Since a pad wiring layer is necessary in order to communicate information from an external driving circuit
Defendants' Construction			A portion of patterned electrically conductive material that is provided near the periphery of the thin film transistor array that is necessary to communicate information from an external driving circuit to a source electrode.
LPL's Support			"[A] conductive layer is formed on a transparent glass substrate 1 and patterned to form gate 2, a storage capacitor electrode 2D, a source pad 2A and a gate pad 2B. '449 patent at 4:65-5:1. "[S]ource pad 2A is composed of gate material, as in the conventional method,
LPL's Construction			A portion of patterned, electrically conductive material that is provided near the periphery of the thin film transistor array to receive data from a data driving circuit.
Claim Term			source pad

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT F

<u>4</u>
5,825,449
No. 5
Patent 1
U.S. P
\Box

Defendant's Support	to the gate and source, a gate insulating film 3 is selectively etched to expose source pad 2A	and gate pad 2B (see FIG. 1c)." '449 Patent, col. 1 lines 52-55.	"Then, a predetermined	portion of passivation	layer 9 and gate insulating film 3 are	selectively etched	thereby exposing a	predetermined region	or source pau / A For external electrical	connections It is	necessary to exposed	pads 7A and 2C." '449	Patent, col. 4 lines 8-	. 5.	See also '449 Patent,
Defendants' Construction															
LPL's Support	and is formed at the same time as gate 2, storage capacitor	pad 2B." '449 patent at 4:51-53.	See also '449 patent at 1:8-12 1:22-	64, 2:8-10, 2:17-22,	3:66-4:5, 4:6-14, 4:24-	5-19-23, 5:48-51;	Figs. 1a-f. 2d-e, 3, 6;	Claims 10-11.	Extrinsic Evidence:	1998 Penguin at 47	(defining "bonding	pads" as "[m]etal pads	arranged on a	semiconductor chip	(usually around the edge) to which wires
LPL's Construction															
Claim Term	·														11.00

Defendant's Support	Figs. 1-3, 5; Claims 10-	Extrinsic Evidence:	"Source" is defined as	of a thin film transistor	that "contains the	terminal from which	charge carries flow into	channel toward the	drain. It has the	potential which is less	attractive than the drain	for the carriers in the	channel". 1984 IEEE	855, Exh. 2.	Faronean Patent No.	530834 to Matsuda,	Figs. 1 and 3, Col. 4	lines 14-25, Exh 9.	See also support cited
Defendants' Construction																			
LPL's Support	may be bonded so that electrical connection	can be made to the	circuit(s) on the	cnip.) (Lrt Exii. 0).															
LPL's Construction																		-	
Claim Term																			

Defendant's Support	by LPL for the term "source pad."	Intrinsic Evidence: '449 Patent, Figs. 1b- 1f, 2b-2e, 3, 5; Col. 1 lines 39-41; col. 3 lines 50-52; col. 5 lines 1-4 Extrinsic Evidence: "Gate" is defined as the
Defendants' Construction		A thickness of non- conductive material (such as SiNx) that has high electrical resistance and insulates the gate electrode from the semiconductor.
LPL's Support		Intrinsic Evidence: '449 patent at 1:40:44, 1:52-55, 2:11-13, 2:19-26, 2:34-36, 2:40-44, 3:50-53, 4:1- 15, 4:35-39, 4:47-50, 4:65-5:4, 5:12-15, 5:19-23, 5:40-46;
LPL's Construction		A thickness of non-conductive material (such as SiNx) that has high electrical resistance and insulates the transistor gate from the semiconductor.
Claim Term		gate insulating film

1-LA750423.1

Defendant's Support	structural element of a thin film transistor that "controls the current between source and drain by a voltage	applied to its terminal. 1984 IEEE 384, Exh. 2. "Insulating material" is defined as "a substance	or body, the conductivity or which is zero or, in practice, very small." 1984 IEEE 447, Exh. 2.	"Film" is defined as "a thin skin or membranous coating", "a thin coating". 1995 Webster's 419, Exh. 6. "Layer" is defined as a
Defendants' Construction				
LPL's Support	Figs. 1b-f, 2b-e, 3, 5; Claim 10. Extrinsic Evidence: 1998 Penguin at 209	(defining "film" as a "coating with a minimal thickness dimension.") (LPL Exh. 6).	1997 American Heritage Dictionary at 770 (defining "layer" as a "thickness of material covering a	overlying part or segment.") (LPL Exh. 5).
LPL's Construction				
Claim Term				

14.8/75(423.1

Defendant's Support	"thickness of material covering a surface or	forming an overlying	part or segment."	1997 American	Heritage Dictionary	770, LPL Exh. 5.	Intrinsic Evidence:	"As shown in FIG. 1e,	the TFT is formed on	the active layer and	includes a conductive	layer deposited on the	substrate and	simultaneously	patterned to form		electrodes 7 and 8,	respectively In the	completed device	structure, source	electrode 7 conducts a	data signal, received	from a data wiring
Defendants' Construction							A conductive element	of a single thin-film	transistor formed over	the source region from	which charge carriers	flow into the channel	toward the drain. The	source electrode is	distinct from the	source/data line and the	source/data pad	associated with the	source electrode.				
LPL's Support							Intrinsic Evidence:	"As shown in FIG. 1e,	the TFT is formed on	the active layer and	includes a conductive	layer deposited on the	substrate and	simultaneously	patterned to form	source and drain	electrodes 7 and 8.	respectively. Source	electrode 7 is	connected to source	pad 2A, and drain	electrode 8 is contact	with impurity-doped
LPL's Construction		,					A patterned.	electrically conductive	material formed over	the source region.	Current flows through	the channel between	the source electrode	and drain electrode	under control of the	oate electrode.							
Claim Term							source electrode																

JOINT CLAIM CONSTRUCTION STATEMENT – EXHIBIT F U.S. Patent No. 5,825,449

Defendant's Support	1 1 1 1 1	layer and drain	electrode 8, to pixel	electrode 6." '449	Patent, col. 1 line 61 -	col. 2 line 2.		"As shown in FIG. 2c,	a conductive layer for	forming source	electrode 7 and drain	electrode 8 is deposited	on the substrate by	patterning a sputtered	layer of conductive	material. Using the	source and drain	electrodes as masks,	portions of the	impurity-doped	semiconductor layer 5	are exposed and then	etched. Source	electrode 7 thus forms	part of a transistor
Defendants' Construction																									
LPL's Support		semiconductor layer 5	and pixel electrode 6.	In the completed	device structure,	source electrode 7	conducts a data signal,	received from a data	wiring layer and drain	electrode 8, to pixel	electrode 6. The signal	is stored in the form of	charge on pixel	electrode 6, thereby	driving the liquid	crystal." '449 patent	at 1:61-2:4.		"[P]ortions of the	impurity-doped	semiconductor layer 5	are exposed and then	etched. Source	electrode 7 thus forms	part of a transistor
LPL's Construction																									
Claim Term											, "														

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT F U.S. Patent No. 5,825,449

Defendant's Support	•	region and serves as	source pad 7A above	the gate insulating film	so that the same	conductive layer	constitutes part of the	source wiring and the	source electrode of the	TFT." '449 Patent,	col. 3 line 63 – col. 4	line 5.		"Then, a conductive	layer is formed on the	substrate and etched in	accordance with a	predetermined pattern,	thereby forming a	source electrode 7 and	a drain electrode 8."	'449 Patent, col. 5 lines	6-8.		See also '449 Patent,
Defendants' Construction	Course action																								
LPL's Support		region and serves as	source pad 7A above	the gate insulating	film so that the same	conductive layer	constitutes part of the	source wiring and the	source electrode of the	TFT," '449 patent at	3.67-4.5.		"[S]ince both the first	(45) and fourth (60)	contact holes are	formed over source	pad 2A (formed of the	same material as the	gate) and source	electrode 7.	respectively, the	source electrode 7 and	source pad 2A may be	connected to each	other in the same step
LPL's Construction																									
Claim Term																									

1-LA/750423.1

JOINT CLAIM CONSTRUCTION STATEMENT – EXHIBIT F U.S. Patent No. 5,825,449

Defendant's Support	Figs. 1e-1f, 2c-2e, 3, 5; col. 1 lines 9-12; col. 2 lines 11-13. Extrinsic Evidence: "Source" is defined as a device structure which "contains the terminal from which charge carries flow into	the channel toward the drain. It has the potential which is less attractive than the drain for the carriers in the channel." 1984 IEEE 855, Exh. 2.	"Source" is defined as "[t]he electrode in a field-effect transistor that supplies charge carriers (holes or electrons) to the
Defendants' Construction			
LPL's Support	that the pixel electrode is formed. Thus, after patterning, a first transparent conductive layer 6C connects source electrode 7 with source pad 2A, and a second transparent conductive	layer 6 (i.e., the pixel electrode) is connected to drain electrode 8." '449 patent at 4:56-64. See also '449 patent 1:8-12, 1:22-30, 1:61-	2:4, 2:11-27, 2:37- 3:15, 3:63-4:5, 4:47- 64, 5:6-15, 5:29-39, 5:48-54; Figs. 1e-f, 2c-e, 3-6, Claims 10, 11.
LPL's Construction			
Claim Term			

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT F

U.S. Patent No. 5,825,449

Claim Term	LPL's Construction	LPL's Support	Defendants' Construction	Defendant's Support
				interelectrode space." 1998 Penguin 532, Exh. 10.
drain electrode	A patterned, electrically conductive material formed over the drain region.	"As shown in FIG. 1e, the TFT is formed on the active layer and	A conductive element of a single thin-film transistor formed over the drain region into	Intrinsic Evidence: "As shown in FIG. 1e, the TFT is formed on the active layer and
	Current flows through: the channel between	includes a conductive layer deposited on the	which charge carriers flow from the source	includes a conductive layer deposited on the
	the source electrode	substrate and	into the channel.	substrate and
	and drain electrode	simultaneously		simultaneously
	under control of the	patterned to form		patterned to form
	gate electrode.	source and drain		source and drain
		electrodes 7 and 8,		electrodes 7 and 8,
		respectively In		respectively In the
		the completed device		completed device
		structure, source		structure, source
		electrode 7 conducts a		electrode 7 conducts a
		data signal, received		data signal, received
		from a data wiring		from a data wiring
		layer and drain		layer and drain
		electrode 8, to pixel		electrode 8, to pixel
		electrode 6. The		electrode 6." '449

JOINT CLAIM CONSTRUCTION STATEMENT – EXHIBIT F U.S. Patent No. 5,825,449

Defendant's Support	Patent, col. 1 line 61 – col. 2 line 2.	"Then, a conductive layer is formed on the substrate and etched in	predetermined pattern, thereby forming a	a drain electrode 8." 449 Patent, col. 5 lines 6-8.	See also '449 Patent, Figs. 1e-1f, 2c-2e, 3, 5.	Extrinsic Evidence: "Drain" is defined as a	device structure which "contains the terminal	into which charge	source into the channel.
Defendants' Construction									
LPL's Support	signal is stored in the form of charge on	thereby driving the liquid crystal." '449 patent at 1:61-2:4. See	also '449 patent at 1:8-12, 1:22-30, 1:61- 2:4, 2:11-27, 2:37-	3:15, 3:63-4:5, 4:17- 27, 4:47-64, 5:6-22; Figs. 1e-f, 2c-e, 3-6, Claims 10, 11.					
LPL's Construction									
Claim Term									

1-1.4/750423.1

JOINT CLAIM CONSTRUCTION STATEMENT – EXHIBIT F U.S. Patent No. 5,825,449

Defendant's Support	It has the potential which is more attractive than the source for the carriers in the channel." 1984 IEEE 276, Exh. 2. "Drain" is defined as "[t]he electrode of a field-effect transistor through which carriers leave the interelectrode space." 1998 Penguin 152, Exh. 10.	Intrinsic Evidence: '449 Patent, Figs 1-3, 5; Col. 1 lines 41-50; col. 3 lines 53-62; col. 5 lines 1-5. Extrinsic Evidence: "Layer" is defined as a "thickness of material
Defendants' Construction		A thickness composed of a semiconductor material through which charge carriers flow between a source region and drain region.
LPL's Support		Intrinsic Evidence: '449 patent at 1:34-51, 1:61-2:4, 2:11-27, 3:44-62, 4:65-5:5, 5:39-47; Figs. 1b-f, 2b-e, 3, 5; Claim 11. Extrinsic Evidence: 1997 American
LPL's Construction		A discrete portion of the semiconductor layer that is formed by patterning and located at least in part above the gate electrode. In operation, the discrete portion is penetrated, at least in part, by the
Claim Term		active layer

14,54750423.1

JOINT CLAIM CONSTRUCTION STATEMENT – EXHIBIT F

U.S. Patent No. 5,825,449

Claim Term	LPL's Construction	LPL's Support	Defendants'	Defendant's Support
			Construction	
	electric field	Heritage Dictionary at		covering a surface or
	introduced by the gate	770 (defining "layer"		forming an overlying
	electrode.	as a "thickness of		part or segment." 1997
		material covering a		American Heritage
		surface or forming an		Dictionary 770, LPL
		overlying part or		Exh. 5.
		segment.") (LPL Exh.		
		5).		
common hole	A shared hole.	Intrinsic Evidence:	A single hole.	Intrinsic Evidence:
		'449 patent at 4:47-64;	•	'449 Patent, Figs. 3, 5;
		5:8-22, 33-38; Figs. 3,		Col. 4 lines 47-64; col.
		5; claim 4.		5 lines 8-22, 33-38.
,		Extrinsic Evidence:		Extrinsic Evidence:
		1997 American		"Common" is defined
		Heritage Dictionary at		as "belonging to,
		281 (defining		shared by, or applying
		"common" as		equally" 1995
		"[b]elonging equally		Webster's 226. Exh 2.
. —		to or shared equally by		
		two or more; joint.")		
		(LPL Exh. 5).		
aligned	Placed in line with.	Intrinsic Evidence:	Substantially co-axial	Intrinsic Evidence:
		'449 patent at 4:47-64;	or concentric.	'449 Patent, Figs. 3, 5;

JOINT CLAIM CONSTRUCTION STATEMENT – EXHIBIT F U.S. Patent No. 5,825,449

	LPL's Construction	LPL's Support	Defendants' Construction	Defendant's Support
		5:8-22, 33-38; Figs. 3,		Col. 4 lines 47-64; col.
		J, Clallii J.		5 lines 8-22, 33-38.
		Extrinsic Evidence: 1997 American		Extrinsic Evidence:
	:	Heritage Dictionary at		"to place in a line."
		34 (defining "align"		1995 Webster's 28.
		line") (LPL Exh.		Exh. 2.
,		5).		
said second	The second insulating	Intrinsic Evidence:	The second denosited	Intrincic Exidence:
insulating layer	layer includes "a	'449 patent at 2:37-55;	layer of insulating	449 Patent Fine 2 5.
having a second	second contact hole"	3:2-14; 4:47-64; 5:8-	material has a second	Col 4 lines 47-64-col
contact hole	that exposes a portion	22, 33-38; Figs. 3, 5;	contact hole through it	5 lines 8-22 33-38
exposing a	of the second	claims 1, 2, 5, 6, 8, 10,	which: (a) uncovers a	5 miles 0-44, 33-30,
predetermined	conductive layer. The	and 11.	selected nortion of the	
portion of said	second insulating		second denosited	
second	layer also includes		conductive layer and	
conductive layer	"said first contact hole		(b) uncovers the region	
and said first	region", i.e., it		in which the first	
contact hole	includes part of the		contact hole is located	
region	first contact hole		The first and second	
	which exposes the		contact holes must	
	predetermined portion		overlap.	40.60

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT F

U.S. Patent No. 5,825,449

dants' Defendant's Support			providing Intrinsic Evidence:	th that	least two having electrical	contacts or wiring	structures including	gate pad 2C, layer úB	and layer 6A, source	pad 7A is thus	completed." '449	Patent, Col. 4 lines 24-	26; Figs. 1-5.		See also '449 Patent,	Col. 1 lines 52-55: col.	
Defendants'	Construction		A structure providing an electrically	conductive path that	connects at least two	terminals.											
LPL's Support			Intrinsic Evidence: '449 patent at 4:24-27.		Extrinsic Evidence:	1997 American	Heritage Dictionary at	1547-1548 (defining	"wire" as "resembling	a wire, as in	slenderness") (LPL	Exh. 5).					
LPL's Construction		of the first conductive layer.	A slender structure electrically connecting	at least two points.													
Claim Term			wiring structure											, ,			-

1 <u>PROOF OF SERVICE</u> 2 I am a resident of the State of California and over the age of eighteen years, and not a party to the within action; my business address is 300 South Grand Avenue, Twenty-Second Floor, Los Angeles, California 90071-3132. 3 4 On December 23, 2003, I served the within document(s): SECOND REVISED JOINT CLAIM 5 CONSTRUCTION STATEMENT 6 by transmitting via facsimile the document(s) listed above to the fax number(s) set forth below on this date before 5:00 p.m. 7 by placing the document(s) listed above in a sealed envelope with 8 postage thereon fully prepaid, in the United States mail at Los Angeles, California addressed as set forth below. 9 by placing the document(s) listed above in a sealed Federal Express 10 × envelope and affixing a pre-paid air bill, and causing the envelope to be delivered to a Federal Express agent for delivery. 11 12 by personally delivering the document(s) listed above to the person(s) at the address(es) set forth below. 13 Teresa M. Corbin Christopher A. Mathews Glenn W. Rhodes 14 Brian S. Y. Kim HOWREY SIMON ARNOLD & **HOWREY SIMON ARNOLD &** WHITE LLP 15 WHITE LLP 301 Ravenswood Avenue 550 South Hope Street, Suite 1400 Menlo Park, CA 94025 16 Los Angeles, CA 90071-2627 Mark H. Krietzman 17 Scott R. Miller Valerie W. Ho Tracy R. Roman GREENBERG TRAURIG LLP 18 BINGHAM McCUTCHEN LLP 2450 Colorado Avenue, Suite 400E 355 South Grand Avenue, Suite 4400 19 Santa Monica, CA 90404 Los Angeles, CA 90071-3106 I am readily familiar with the firm's practice of collection and processing correspondence for mailing. Under that practice it would be deposited with the 20 U.S. Postal Service on that same day with postage thereon fully prepaid in the ordinary course of business. I am aware that on motion of the party served, service 21 is presumed invalid if postal cancellation date or postage meter date is more than 22 one day after date of deposit for mailing in affidavit. 23 Executed on December 23, 2003, at Los Angeles, California. 24 I declare that I am employed in the office of a member of the bar of this court 25 at whose direction the service was made. 26 27 28 1-LA/750383.1

EXHIBIT C-7

j	Case a 2062: vv0067765JC	IBM-Didcum Pentus 85 pt 1	28 9 iled F08 \$12	0200/2 006Pagleatg	64106f1265
DO BY	DOCKET ENTRY	UNITED STATES DI CENTRAL DISTRICT CIVIL MINUTES BM (JTLx) Co., Ltd. v. Chunghwa Pic	SE STRICT COURS OF CALIFORN J -GENERAL S	\$\frac{4}{5}\JS-6 S-2\JS-3 can Only Date: October 19, 2 , et al.	
	PRESENT: Hon	. <u>CONSUELO B. MARSH</u>	ALL, JUDGE		
	<u>JC</u>	OSEPH LEVARIO Deputy Clerk	N/A Court Re		
	ATTORNEYS PRESENT FOR N/A	R PLAINTIFFS:	ATTORNEYS PR N/A	ESENT FOR DEFENDA	NTS:

PROCEEDINGS:

The matter before the Court is the parties' dispute over the proper construction over the term "one" as found in Claim 1 of U.S. Patent No. 5,825,449 (the '449 Patent).

In a bench brief filed with this Court, Defendant requests that the Court construe the language of Claim 1 of the '449 Patent as open-ended, meaning that the term "reads on products that have one or more conductive layers connected to one of a plurality of terminals of a thin film transistor." Def.'s Br. 1. The relevant claim language is:

A wiring structure comprising:

- a substrate;
- a first conductive layer formed on a first portion of said substrate;
- a first insulative layer formed on a second portion of said substrate and on said first conductive layer;
- a second conductive layer formed on a first portion of said first insulative layer; [...]

wherein a first contact hole is provided through said first and second insulative layers . . . and

wherein one of said first and second conductive layers is connected to one of a plurality of terminals of a thin film transistor.

'449 Patent (emphasis added). Defendant seeks to have this Court interpret the last phrase beginning with "wherein one of said first and second conductive layers" Plaintiff LG.Philips argues that the phrase "one of" should be construed as "one, but not both, of the first and second conductive layers." Pl.'s Mem. 1.

Claim construction is a matter of law, and it is the duty of this Court to construe disputed

claim terms and instruct the jury as to its meaning. See Markman v. Westview Instruments, Inc., 517 U.S. 370 (1996).

The Federal Circuit has held that a court construing a claim must give effect to the intent of the patent applicant. See Lemelson v. General Mills, Inc., 968 F.2d 1202, 1206 (Fed. Cir. 1992). ("The prosecution history gives insight into what the applicant originally claimed as the invention, and often what the applicant gave up in order to meet the Examiner's objections."); see also Standard Oil Co. v. American Cyanamid Co., 774 F.2d 448, 452 (Fed. Cir. 1985) ("The prosecution history (or file wrapper) limits the interpretation of claims so as to exclude any interpretation that may have been disclaimed or disavowed during prosecution in order to obtain claim allowance."). In the instant case, patentee LG Electronics specifically disavowed an interpretation of the claim that provided for either, or both - in other words, "one or more" - of the conductive layers being connected to a terminal of a thin film transistor; in December 1997, in order to obviate an obviousness rejection, LGE patent applicant Woo Sup Shin specifically amended the claim to articulate the "one of said first and second layers" limitation. The Court, therefore, finds that the term "one" in Claim 1 means "a single layer."

Accordingly, the Court adopts Plaintiff LG.Philips' interpretation of the relevant language in Claim 1 of the '449 Patent:

The phrase "one of" in the "wherein one of said first and second conductive layers" limitation means one, but not both, of the first and second conductive layers."

IT IS SO ORDERED.

Initials of Deputy Clerk

cc:

Judge Marshall
Parties of Record

Exhibit C-8, Page 579

			•
1			TABLE OF CONTENTS
2 3 4 5 6 7 8	ТАВ І. П. Ш.	INTI LEG	F AUTHORITIES ii RODUCTION 1 FAL STANDARD 1 GUMENT 2 THE UNDISPUTED FACTS COMPEL A FINDING OF INFRINGEMENT OF CLAIMS 10 AND 11 OF THE '449 PATENT 2 DEFENDANTS' ARGUMENTS THAT THEIR PRODUCTS DO NOT CONTAIN A FIRST METAL SOURCE PAD ARE
10 11	IV.	CON	BASED ON IRRELEVANT OR NON-EXISTENT EVIDENCE 4 ICLUSION6
11 12 13 14 15 16 17 18 19 20 21			
23 24 25			
26 27 28			
	1-WA/268	5569.1	i

1	TABLE OF AUTHORITIES
2	PEDEDAL CASES
3	FEDERAL CASES
4	Anderson v. Liberty Lobby, Inc., 477 U.S. 242 (1986)
5	Cybor Corp. v. FAS Techs., Inc., 138 F.3d 1448 (Fed. Cir. 1998)
6	Gentry Gallery, Inc. v. Berkline Corp., 134 F.3d 1473 (Fed. Cir. 1998)
7	FEDERAL STATUTES
8	Fed. R. Civ. P. 50(a)
9	red. R. Civ. P. 30(a)
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
	1-WA/2685569.1 ii
-	·

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

I. INTRODUCTION

Pursuant to Federal Rule of Civil Procedure 50(b), LG. Philips LCD Co., Ltd. ("LG.Philips") renews its motion for judgment as a matter of law that defendants infringe claims 10 and 11 of U.S. Patent No. 5,825,449 ("the '449 patent"), Roth Decl., Ex. 1.

On November 21, 2006, the jury returned a verdict that defendants willfully infringe claim 1 of both the '449 and '737 patents. However, the jury found that claims 10 and 11 of the '449 patent were not infringed. Notwithstanding this verdict, and as requested in LG.Philips' November 8 motion for judgment as a matter of law (Docket Entry 1426), the Court should enter judgment of infringement on these claims.

Infringement analysis involves two steps. First, the claims are construed by the court. Cybor Corp. v. FAS Techs., Inc., 138 F.3d 1448, 1454 (Fed. Cir. 1998) (en banc). Second, the properly construed claims are compared to the accused device to determine infringement. Id. Here, the Court construed claims 10 and 11. When this construction is applied to defendants' products, there is plain and indisputable infringement. At trial, defendants did not contest that they used virtually all of the features of claims 10 and 11. Defendants' purported "defense" was that their products did not include the "source pad" required by the claims. However, defendants' expert admitted that the accused products include a structure with each of the features required by the Court's construction of "source pad." Hence, the undisputed evidence compels a conclusion of infringement.¹

П. LEGAL STANDARD

A motion for judgment as a matter of law made prior to the case being submitted to the jury may be renewed after the verdict pursuant to Federal Rule of

1 1-WA/2685569.1

References to the Trial Transcript ("Trial Tr.") in this memorandum, as well as LG.Philips' other post-verdict memoranda, are collected as a single exhibit to the Declaration of David M. Morris in Support of Post-Verdict Motions of LG.Philips LCD Co., Ltd.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

Civil Procedure 50(b). Such motions may be granted against a party if "the court finds that a reasonable jury would not have a legally sufficient evidentiary basis to find for the party on that issue." Fed. R. Civ. P. 50(a).

III. **ARGUMENT**

THE UNDISPUTED FACTS COMPEL A FINDING OF A. INFRINGEMENT OF CLAIMS 10 AND 11 OF THE '449 PATENT

LG.Philips' renewed motion turns on a narrow issue – whether the accused products include the "source pad" recited in claims 10 and 11 of the '449 patent. The relevant facts -i.e., the structure of the "source pad" – are not in dispute and, therefore, the issue is amenable to resolution on motion for judgment as a matter of law. See Anderson v. Liberty Lobby, Inc., 477 U.S. 242, 248 and 250 (1986); Gentry Gallery, Inc. v. Berkline Corp., 134 F.3d 1473, 1476 (Fed. Cir. 1998) ("Because there is no dispute concerning the structure of the accused device, our infringement analysis involves only claim construction, a question of law ").

Claim 10 calls for a "first conductive layer" that includes a "source pad," and claim 11 similarly calls for "patterning said first conductive layer to form . . . a source pad." Defendants admit that their products include a "source pad," but dispute that the "source pad" is in the "first conductive layer." Instead, they

1-WA/2685569.1

Defendants also argued that the accused products do not include two other claim limitations: *i.e.*, the "first contact hole ... exposing said source pad" limitation and the "transparent conductive layer electrically connecting said source pad with said source electrode via said first contact hole and said fourth contact holes" limitation. However, as defendants acknowledge, these arguments are dependent upon the "first conductive layer" not containing a "source pad." CPT JMOL Motion at 6:3-12, Nov. 9, 2006, Docket Entry 1415. If the "first conductive layer" in defendants' products includes the "source pad" identified by LG.Philips, then these limitations are satisfied. Defendants did not contest the remaining limitations – the testimony of Dr. Rubloff, LG.Philips' expert, is unrebutted. See, e.g., Trial Tr. at 1183:22-1186:17, 1193:6-1193:16, 1194:9-1195:14. Moreover, defendants eventually conceded that they imported into the United States or sold or offered for sale in the United States accused products, (id. at 927:6-928:5, 929:18-931:13, 1837:24-1842:6; Roth Decl., Exs. 2-9); and the jury necessarily found that defendants induced infringement of the '449 patent. As a result, if the accused products include the "source pad" limitation, then defendants infringe.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

contend that the material LG. Philips identifies as the first conductive layer "source The structure in question is illustrated below in red as the pad" is a "First Metal Layer."³ The Court's construction of "source pad" – an issue of law – resolves the dispute. The jury was instructed that "source pad" means "a portion of a patterned, electrically conductive material that is provided near the periphery of the thin film transistor array to receive data from a data driving circuit." Roth Decl., Ex. 10. There is no dispute that the accused products include a material in the -i.e., the material shown in red in the above illustration – meeting this definition. LG.Philips' expert, Dr. Rubloff, testified that this is so. Trial Tr. at 1182:13-1183:21, 1187:8-15, 1188:17-25, 1190:4-23, 1193:17-1194:11, 3102:19-3111:18, and 3119:5-3130:7. Defendants' expert concurred. He admitted that the portion of the illustrated above: is patterned, id. at 2792:17-19; is electrically conductive, id. at 2792:17-19; is provided near the periphery of the TFT array, id. at 2793:10-14;

This illustration is taken from defendants' and their expert's demonstratives used at trial. Trial Tr. at 1982:5-15 and 2687:8-18.

2

- receives a voltage (i.e., "data") 4 from the source driver, id. at 1996:10-14 and 2800:2-5; and
- receives a current, id. at 2801:4-5.

In short, Defendants' expert admitted that the first metal identified by LG.Philips includes each feature required by the Court's definition of "source pad." Therefore, the undisputed facts demonstrate that the accused products include the "source pad" recited in claims 10 and 11 of the '449 patent. Judgment of infringement of claims 10 and 11 should be entered.

B. DEFENDANTS' ARGUMENTS THAT THEIR PRODUCTS DO NOT CONTAIN A FIRST METAL SOURCE PAD ARE BASED ON IRRELEVANT OR NON-EXISTENT EVIDENCE

Defendants presented two arguments why the accused products allegedly do not include the claimed "source pad." The first argument is based upon irrelevant evidence; the second on imaginary evidence.

First, defendants argued that the "source pad" is a But the name allegedly used to describe the first metal in CPT's products has no bearing on whether the piece of metal meets the Court's definition of "source pad." If it did, then infringement could easily be avoided merely by assigning names to the electrical components different from those used in the patent. The undisputed evidence – including the admissions from defendants' expert – demonstrates that the first metal identified by LG. Philips in the accused products includes each of the features described by the Court. Indeed, the metal is labeled as part of the "Source" in CPT's engineering documents. See, e.g., Roth Decl., Exs. 11 and 12.

Second, defendants argued that no "data" is received by the relevant portion of the first metal and, therefore, it cannot be a source pad. This argument is

1-WA/2685569.1

28

Defendants' expert testified by deposition in 2005 that the "data" from the data driving circuit is represented as a voltage. Trial Tr. at 2794:2-2795:8, 2795:24-2796:17.

1	contrary to the undisputed facts. As illustrated below, the data driving circuit,		
2	which applies the "data," Trial Tr. at 2793:21-23, is electrically connected to		
3	the second metal layer. Defendants concede that this		
4	second metal layer receives data - they refer to the second metal layer shown belo		
5	as the source pad, which by definition receives data. Id. at 2688:5-15. Hence,		
6	because the first metal layer is		
7			
8			
9			
10			
11			
12			
13			
14			
15	Defendants' expert agreed. He admitted that the (i.e.,		
16	"source pad") receives virtually the same voltage from the data		
17	driving circuit as the second metal layer. Trial Tr. at 2799:12-2800:5. Mr. Hsu, th		
18	only CPT engineer called by defendants at trial, also admitted that		
19	Id. at 1996:11-14. Defendants' expert also admitted in his		
20	deposition in 2005 that he agrees with LG.Philips' expert, Dr. Rubloff, that voltage		
21	represents data. Id. at 2794:2-2795:8, 2795:24-2796:17. At trial defendants' exper		
22	attempted to backtrack from this admission, arguing that current also was needed.		
23	Id. at 2793:24-2794:1, 2795:13-22, 2796:16-21. However, on cross-examination,		
24	he conceded that the also received current. <i>Id.</i> at 2801:4-5.		
25	In short, the first metal layer illustrated above receives the same data		
26	The portion of the first metal		
27	layer identified by LG.Philips meets the Court's definition of source pad.		
28			
	1-WA/2685569 1 5		

IV.	CONCLUSION

For the foregoing reasons, LG.Philips requests that the Court enter judgment as a matter of law that defendants infringe claims 10 and 11 of the '449 patent.

Dated: January 16, 2007 MORGAN, LEWIS & BOCKIUS LLP

By

Anthony C. Roth Attorney for LG. Philips LCD Co., Ltd.

1-WA/2685569.1

EXHIBIT E-2



H

PATENT

ATTORNEY DOCKET NO.: 041501-5507

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Sang Ho PARK, et al.

Application No.: 10/128,452

Filed: April 24, 2002

For: METHOD AND APPARATUS FOR
MANUFACTURING LIQUID CRYSTAL
DISPLAY DEVICE USING SERIAL
PRODUCTION PROCESSES (As Amended)

O Confirmation No.: 6516

Group Art Unit: 2871

Examiner: T. Chowdhury

DISPLAY DEVICE USING SERIAL
PRODUCTION PROCESSES (As Amended)

Commissioner for Patents
U.S. Patent and Trademark Office
2011 South Clark Place
Customer Window
Crystal Plaza Two, Lobby, Room 1B03
Arlington, VA 22202

Sir:

AMENDMENT

JAN -8 2004
CECHNOLOGY CENTER 2800

In response to the Office Action dated October 6, 2003, the period for response to which extends through January 6, 2004, please amend the above-identified application as follows:

1-WA/2077697.1

Page 2

IN THE TITLE:

Please amend the title of the invention to read as follows:

METHOD AND APPARATUS FOR MANUFACTURING LIQUID CRYSTAL

DISPLAY DEVICE USING SERIAL PRODUCTION PROCESSES

1-WA/2077697.1

Page 3

REMARKS

Summary of the Office Action

The title of the invention stands objected to as allegedly not being descriptive.

Claims 1-31 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Applicants' allegedly admitted prior art (AAAPA) in view of JP 08-171076 (JP076).

Summary of the Response to the Office Action

Applicants have amended the title of the invention. Claims 1-21 are presently pending. In addition, Applicants provide herewith a machine translation of JP 08-171076 from the JPO website.

The Objections to the Title of the Invention

The title of the invention stands objected to as allegedly not being descriptive.

Applicants have amended the title of the invention in accordance with the comments of the Examiner. Accordingly, Applicants respectfully request that the objection to the title of the invention be withdrawn.

The Rejection under 35 U.S.C. § 103(a)

Claims 1-31 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Applicants' allegedly admitted prior art (AAAPA) in view of JP 08-171076 (JP076). Applicants respectfully assert that the claims are allowable for at least the following reasons.

With respect to independent claim 1, Applicants respectfully assert that AAAPA and JP076, whether taken singly or combined, do not teach or suggest a combination including passing the first and second substrates through a sealing material coating portion of the single

I-WA/2077697.1

Page 4

production process line in serial order such that a sealing material is coated on the second substrate and the first substrate is passed through the sealing material coating portion without forming a sealing material thereon. Similarly, Applicants respectfully assert that AAAPA and JP076, whether taken singly or combined, do not teach or suggest a combination including passing the first and the second substrates through a liquid crystal dispensing portion of the single production process line in serial order such that liquid crystal is dispensed onto a pixel region of one of the first and second substrates and the other one of the first and second substrates is passed through the liquid crystal dispensing portion without dispensing liquid crystal thereon.

In AAAPA, Applicants respectfully assert that if a substrate passes through a process portion, the corresponding process is always performed. Thus, no substrate would be passed through a sealing material coating portion without forming a sealing material thereon. Similarly, no substrate would be passed through a liquid crystal dispensing portion without dispensing liquid crystal thereon. The Office Action appears to recognize this deficiency and, therefore, further relies on JP076 for an alleged teaching of using a single production line.

However, Applicants respectfully assert that if a substrate passes through a process portion in JP076, the corresponding process is always performed. Specifically, at paragraph [0023], JP076 teaches that parallel processing is carried out on each distinguished substrate with separate lines when distinct processes are desired whereas a common processing is carried out on the substrates when the same processes are desired. Thus, in JP076 like AAAPA, no substrate would be passed through a sealing material coating portion without forming a

1-WA/2077697.1

Case 1:06-cv-00726-JJF Document 385-6 Filed 08/12/2008 Page 6 of 24

Attorney Docket No.: 041501-5507 Application No.: 10/128,452

Page 5

dispensing portion without dispensing liquid crystal thereon. In other words, Applicants

respectfully assert that JP076 not only fails to remedy the deficiencies of AAAPA but also that JP076 teaches away from using a single production line when distinct processes are desired for each type of substrate. As a result, Applicants respectfully assert that the rejection of independent claim 1 is improper and that independent claim 1 is allowable.

In addition to the arguments provided above, Applicants respectfully note that JP076 relates to processes for washing, exposing and developing, and lacks teachings relating to sealing material coating or to LC dispensing. Accordingly, Applicants respectfully assert that JP076 cannot be used to provide any teaching or suggestion relating to sealing material coating or to LC dispensing. Thus, Applicants respectfully assert that the application of JP076 is improper.

Applicants respectfully assert that the rejections of independent claims 14 and 21 are improper and that independent claims 14 and 21 are allowable at least for reasons similar to those set forth above with respect to independent claim 1.

Applicants respectfully assert that dependent claims 2-13 and 15-20 are allowable at least because of their dependency from independent claims 1 and 14, and the reasons set forth above.

Conclusion

Applicants respectfully request reconsideration and the timely allowance of the pending claims. Should the Examiner feel that there are any issues outstanding after consideration of the response, the Examiner is invited to contact the Applicants' undersigned representative to expedite prosecution.

I-WA/2077697.

Page 6

If there are any fees due in connection with the filing of this paper, please charge the fees to our Deposit Account No. 50-0310. If a fee is required for an extension of time under 37 C.F.R. § 1.136 not accounted for above, such an extension is requested and the fee should also be charged to our Deposit Account.

Respectfully submitted

MORGAN, LEWIS & BOCKIUS LLP

By:

Robert J. Goodell Reg. No. 41,040

Dated: January 6, 2004

Customer Number 009629
MORGAN, LEWIS & BOCKIUS LLP
1111 Pennsylvania Avenue, N.W. –
Washington, DC 20004
202-739-3000

1-WA/2077697.1

EXHIBIT E-3

LIBRARY
IRELL & MANELLA
1800 AVENUE OF THE STARS, SUITE 800
LOS ANGELES, CALIFORNIA 90087

Webster's Third New International Dictionary

OF THE ENGLISH LANGUAGE UNABRIDGED

a Merriam-Webster

Utilizing all the experience and resources of more than one hundred years of Merriam-Webster® dictionaries

EDITOR IN CHIEF

PHILIP BABCOCK GOVE, Ph.D.

AND

THE MERRIAM-WEBSTER
EDITORIAL STAFF



MERRIAM-WEBSTER INC., Publishers

SPRINGFIELD, MASSACHUSETTS, U.S.A.



A GENUINE MERRIAM-WEBSTER

The name Webster alone is no guarantee of excellence. It is used by a number of publishers and may serve mainly to mislead an unwary buyer.

A Merriam-Webster® is the registered trademark you should look for when you consider the purchase of dictionaries or other fine reference books. It carries the reputation of a company that has been publishing since 1831 and is your assurance of quality and authority.



PHILIPPINES COPYRIGHT 1986 BY MERRIAM-WEBSTER INC.

WEBSTER'S THIRD NEW INTERNATIONAL DICTIONARY PRINCIPAL COPYRIGHT 1961

Library of Congress Cataloging in Publication Data Main entry under title:

Webster's third new international dictionary of the English language, unabridged.

Includes index.
1. English language—Dictionaries. I. Gove,
Philip Babcock, 1902—1972. II. Merriam-Webster Inc.
PE1625.W36 1986 423 85-31018
ISBN 0-87779-201-1 (blue Sturdite)
ISBN 0-87779-206-2 (imperial buckram)

All rights reserved. No part of this work covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, recording, taping, or information storage and retrieval systems—without written permission of the publisher.

MADE IN THE UNITED STATES OF AMERICA 41kp88

Sinch

100 April 100 April

Single

Note Service (Control of the Service of the Control of the Gregon) (~ and successfully opposed the ... proposal for a drastic shortening of hours in industry. Current Hogg, Ward and the control of the

EXHIBIT E-4



'S

Ninth New Collegiate Dictionary

a Merriam-Webster

MERRIAM-WEBSTER INC., Publishers Springfield, Massachusetts, U.S.A.

Copyright © 1984 by Merriam-Webster Inc.

Philippines Copyright 1984 by Mertiam-Webster Inc.

Library of Congress Cataloging in Publication Data Main entry under title:

Webster's ninth new collegiate dictionary.

Based on Webster's third new international dictionary.

Includes index.

1. English language-Dictionaries. I. Merriam-Webster Inc. PE1628.W5638 83-19499

ISBN 0-87779-508-8

ISBN 0-87779-509-6 (indexed)

ISBN 0-87779-510-X (deluxe)

Webster's Ninth New Collegiate Dictionary principal copyright 1983

COLLEGIATE trademark Reg. U.S. Pat. Off.

All rights reserved. No part of this work covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, taping, or information storage and retrieval systems—without written permission of the publisher.

Made in the United States of America

8RMcN84

694 limp-wristed • linear perspective

limp-wrist ed \('\)lim-'pris-tad\\\ adj\\((1966)\) 1. EFFEMINATE 2: WEAK limu-lus \\'lim-y-las\\\ n. pl-li_ii, _ie\\\\(\nu \)L, genus name, fr. L limus sidelong \((1837)\): HORSESHOE CRAB limy\\(\frac{1}{1}\)im-qie\\\ adj\\\\(\nu \)im-ter; est (ca. 1552)\) 1: smeared with or consisting of lime: VISCOUS 2: containing lime or limestone 3: resembling or having the qualities of lime inac\\(\frac{1}{1}\)in-ak\\(\nu \)(1950): LINEAR ACCELERATOR linage\\(\frac{1}{1}\)in-nj\\(\nu \)(1884): the number of lines of printed or written matter

imy \(\frac{1}{1}\) then \(\frac{1}{2}\) and \(\frac{1}{2}\) in \(\frac{1}{2}\) the SCOUS 2: containing lime or limestone 3; resembling or having the qualities of lime in the qualities of lime in the problem of the

score dividing the score for bonuses from that for tricks f (1): a demarcation of a limit with reference to which the playing of some game or sport is regulated — usu, used in combination (2): a marked or imaginary line across a playing area (as a football field) parallel not the end line (3): LINE OF SCRIMAGE 8: a straight or curved geometric element that is generated by a moving point and that has extension only along the path of the point: CURVE 9 a: a defining outline: CONTOUR b: a general plan: MODEL — usu, used in pl. 10 refull that is generated by a moving point and that has extension only along the path of the point: CURVE 9 a: a defining outline: CONTOUR b: a general plan: MODEL — usu, used in pl. 10 rehelfly Brit: PICA — used to indicate the size of large type b: the unit of fineness of halftones expressed as the number of screen lines to the linear inch 11: merchandise or services of the same general class for sale or regularly available 12: a source of information: INSIGHT 3: a complete game of 10 frames in bowling — called also string 14 LINE DRIVE — liny also linearly \(\frac{1}{2}\) ine\(\frac{2}{2}\) adj — between the lines 1: by implication: in an indirect way 2: by way of inference — down the line 11 the way: FULLY — lin line for: due or in a position to receive — on line: in or into operation — on the line 1: in complete commitment and at great risk \(\frac{1}{2}\) out the fine by backing that policy 2: on the border between two categories 3: IMMEDIATELY \(\frac{1}{2}\) point depoint with lines: DRAW 3: to place or form a line along \((\frac{1}{2}\) point of the line of lines or lines be a think of the policy \(\frac{1}{2}\). The mark or cover with a line or lines 2: to depoint with lines: DRAW 3: to place or form a line along \((\frac{1}{2}\) point of the walks) 4: to form into a line or lines: \(ALION \times \) position: \(\frac{1}{2}\) Alico or one into the correct relative position: \(ALION \times \) also with a line from a line from a

strians ~ the walks) 4: to form into a line or lines: ALIGN (~ up 1 troops) 5: to hit (as a baseball) hard and in a usu. straight line ~ vi 1: to hit a line drive in baseball 2: to come into the correct relative position: ALIGN
lineage \(\frac{1\text{linear}}{1\text{into}}\) in \(\frac{1\text{linear}}{1\text{linear}}\) (14c) 1 a: descent in a line from a common progenitor b: DERIVATION 2: a group of individuals trace ing descent from a common ancestor; esp: such a group of persons whose common ancestor is regarded as its founder
lineage \(\frac{1\text{linear}}{1\text{linear}}\) \(\frac{1\text{linear}}{2\text{linear}}\) (1\text{linear}\) (1\text{linear}\) (2: a group of individuals trace ing descent from a common ancestor; esp: such a group of persons whose common ancestor is text linear li

Intear accelerated in a straight line by successive impulses from a series of electric fields linear algebra n (ca. 1891) 1: a branch of mathematics that is concerned with mathematical structures closed under the operations of addition and scalar multiplication and with their applications and thincludes the theory of systems of linear equations, matrices, determinants, vector spaces, and linear transformations 2: a mathematical ring which is also a vector space with scalars from an associated field and whose multiplicative operation is such that (AA) (BB) = (AB) (AB) where AB and AB are vectors — called also algebraiced and AB are scalars and AB and AB are vectors — called also algebraiced and AB are scalars and AB are vectors — called also algebraiced and AB are scalars and AB are vectors — called also algebraiced and AB are ve

from the 15th to the 12th centuries B.C. for documents in aean language. linear combination n (1960): a mathematical entity (as 4x + 5y + 6y which is composed of sums and differences of elements (as variable matrices, or functions) whose coefficients are not all zero. linear dependence n (1955): the property of one set (as of matrices vectors) of having at least one linear combination of its elements are to zero when the coefficients are taken from another given set are least one of its coefficients is not equal to zero — linearly dependent of the coefficients is not equal to zero — linearly dependent.

adj linear differential equation n (ca. 1890): a differential equation of first degree with respect to the dependent variable or variable of their derivatives

linear equation n (1816): an equation of the first degree in any number of variables

of variables linear function n (ca. 1889) 1: a mathematical function in whe linear function n (ca. 1889) 1: a mathematical function in whe variables appear only in the first degree, are multiplied by contained and are combined only by addition and subtraction 2: LINEART FORMATION (1867) 1 (

and all componed only by addition and subtraction 2: Linear FORMATION

linear independence n (1967): the property of a set (as of matrix vectors) of having no linear combination of all its elements of a series of each element is zero when coefficients are taken from a given set unless the coefficients are taken from a given set unless the coefficient of the coefficient of

EXHIBIT E-5



'S

Ninth New Collegiate Dictionary

a Merriam-Webster

MERRIAM-WEBSTER INC., Publishers Springfield, Massachusetts, U.S.A.

Page 19 of 24

Copyright © 1984 by Merriam-Webster Inc.

Philippines Copyright 1984 by Mertiam-Webster Inc.

Library of Congress Cataloging in Publication Data Main entry under title:

Webster's ninth new collegiate dictionary.

Based on Webster's third new international dictionary.

Includes index.

1. English language-Dictionaries. I. Merriam-Webster Inc. 83-19499

PE1628.W5638

ISBN 0-87779-508-8

ISBN 0-87779-509-6 (indexed)

ISBN 0-87779-510-X (deluxe)

Webster's Ninth New Collegiate Dictionary principal copyright 1983

COLLEGIATE trademark Reg. U.S. Pat. Off.

All rights reserved. No part of this work covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, taping, or information storage and retrieval systems—without written permission of the publisher.

Made in the United States of America

8RMcN84

Case 1:06-cv-00726-JJF Document 385-6 thromb- • throw-in

thrombo- or thrombo- comb form [Gk thrombos clot —more at ATROPHY]: blood clot: clotting of blood (thrombin) (thromboplastic) throm-bin \text{throm-bin} \n [ISV] [1898]: a proteolytic enzyme that is formed from prothrombin and facilitates the clotting of blood by catalyzing conversion of fibrinogen to fibrin throm-bo-cyte \-b-b-sit\n [ISV] [ca. 1910]: BLOOD PLATELET, also: an invertebrate cell with similar function — throm-bo-cytic \-thrim-b-sit\n adj throm-bo-cyto-penia \-thrim-b-sit-b-sit-o-pe-nē-o, -nyo\ n [NL, ft. ISV throm-bo-cyto-penia \-thrim-bo-sit-b-lack; perh, akin to L sponte voluntarily —more at \$Finf] (ca. 1925): persistent decrease in the number of blood platelets that is usu, associated with hemorrhagic conditions — throm-bo-cyto-penic \-nik\adj throm-bo-em-bo-lism \-throm-bo-em-bo-lism \

adj throm-bo-ki-nase \,thräm-bō-'kī-,nās, -,nāz\ n [ISV] (1908) : тнкомво-

thrombo-phle-bi-tis \-fli-bit-as\ n [NL] (ca. 1890): inflammation of a vein with formation of a thrombus throm-bo-plas-tic \,thrām-bō-plas-tik\ adj [ISV] (1912): initiating or accelerating the clotting of blood throm-bo-plas-tin\-plas-tan\ n [ISV, fr. thrombo-plastic] (1914): a complex enzyme found esp. in blood platelets that functions in the clotting of blood

is soverkitoning of it does not seem to suggest the seat on a throne 2: to invest with kingly rank or power ~ vi 1: to seat on a throne 2: to invest with kingly rank or power ~ vi 1: to seat on a throne 2: to hold kingly power.

throne room no 1864): a formal audience room containing the throne of a sovereign

'throng \'throny n [ME thrang, throng, fr. OE thrang, gethrang, akin to OE thringan to press, crowd, OHG dringan, Lith trenkti to jolt, L truncus trunk, torso] (bef. 12c) 1 a: a multitude of assembled persons b: pressure (this ~ of business — S. R. Crockett) syn see CROWD throng wb thronged; thronging \'thronjnjv u' (1534) 1: to crowd upon \'throng wb thronged; thronging \'thronjnjv u' (1534) 1: to crowd upon \'throng wb thronged; thronging \'thronjnjv u' (1534) 1: to crowd upon \'throng wb thronged; thronging \'thronjnjv u' (1534) 1: to crowd upon \'throng wb thronged; throng him thronged; thronging \'thronjnjv u' (1534) 1: to crowd upon \'throng wb thronged; throng him thronged; thro

varied—used of a rocket engine throttle-hold 'thrait-'], hold 'n (1935): a vicious, strangling, or stultifying control through ('Othriu') prep [ME thurh, thruh, through, fr. OE thurh, akin to OHG durh through, L trans across, beyond. Skt tarati he crosses over] (bef. 12c) 1 a (1)—used as a function word to indicate movement into at one side or point and out at another and esp. the opposite side of (drove a nail ~ the board) (2): by way of (left ~ the door) (3)—used as a function word to indicate passage from one end or boundary to another (a highway ~ the forest) (a road ~ the desert) (4): without stopping for: PAST (drove ~ a red light) b—used as a function word to indicate passage into and out of a treatment, handling, or process (the matter has already passed ~ his hands) 2—used as a function word to indicate means; agency, or intermediacy: as a: by means of: by the agency of b: because of (failed ~ ignorance) c: by common descent from or relationship with (related ~ their grandfather) 3 a: over the whole surface or extent of: THROUGHOUT (homes scattered ~ the valley) b—used as a function word to indicate exposure to a specified set of conditions (put her ~ hell) 4—used as a function word to indicate a period of time: as a: during the entire period of (all ~ her life) b: from the beginning to the end of (the tower stood ~ the earthquake) c: to and including (Mönday ~ Friday) 5 a—used as a function word to indicate completion or exhaustion (got ~ the blook) (went ~ a fortune in a year) b—used as a function word to the bill ~ the book) (went ~ a fortune in a year) b—used as a function word to the life whether he book) (went ~ a fortune in a year) b—used as a function word to the bill ~ the book) (went ~ a fortune in a year) b—used as a function word to the bill ~ the book) (went ~ a fortune in a year) b—used as a function word to the bill ~ to completion, conclusion, of acomplishment (see it ~ 3 : to the core ! Completed! (soaked ~) 4

a. from organizing to end b: to completion, concusion, or accomplishment (see it ~> 3: to the core: COMPLETELY (soaked ~> 4: into the open: OUT (break ~> 3*) to the core: COMPLETELY (soaked ~> 4: into the open: OUT (break ~> 3*) to the core: COMPLETELY (soaked ~> 4: into the open: OUT (break ~> 4: into the open: OUT (break ~> 4: other (a ~ mortise) b: admitting free or continuous passage: District (a ~ mortise) b: admitting free or continuous passage: District (a ~ mortise) b: admitting free or continuous passage:

Filed 08/12/2008 Page 20 of 24

RECT (a ~ road) 2 a (1): going from point of origin to destination without change or reshipment (a ~ train) (2): of or relating to such movement (a ~ ticket) b: initiated at and destined for points outside a local zone (~ traffic) 3 a: arrived at completion or accomplishment (he is ~ with the job) b: WASHED-UP.FINISHED through and through adv (15c): in every way: THOROUGHLY through—composed (htri-kəm-pōzd) adj [trans. of G durchkomponier] of a song (ca. 1903): having new music provided for each stanza—compare STROPHIC through-ther or through-oth-er \text{'thrü-qi-pi-qdv [\text{'through} + other] chiefly Scot (1596): in confusion: PROMISCUOUSLY through-vit-qdv adv archaic (15c): in a thorough manner 'through-out \text{'thrü-qi-qi adv (bef. 12c) 1: in or to every part: EVERY. WHERE (of one color ~ 2 : during the whole time or action: from beginning to end (remained loyal ~ \text{'throughout prep (bel. 12c) 1: all the way from one end to the other of in or to every part of (cities ~ the United States) 2: during the whole course or period of (troubled him ~ his life) through that \text{'thrü-pit' n (1922): OUTPUT. PRODUCTION (the ~ of a computer)

whole course or period of (troubled him ~ his life)
through-put \'thrü-,pü\ n (1922): OUTPUT. PRODUCTION (the ~ of a computer)
through street n (1930): a street on which the through movement of traffic is given preference
through-way var of THRUWAY
throw \'thrö\ vb threw \'thrü\; thrown \'thrön\; throwing [ME
thrawen, throwen to cause to twist, throw, fr. OE thräwan to cause to
twist or turn; akin to OHG dräen to turn, L terere to rub, Gk tribein to
rub, tetrainein to bore, piercel yr (14c) 1 a: to propel through the air
by a forward motion of the hand and arm (~ a baseball) b: to propel
through the air in any manner (a rifle that can ~ a bullet five miles) 2
a: to cause to fall (threw his opponent) b: to cause to fall off: UN
SEAT (the horse threw his rider) c: to get the better of: OVERCOME
(the problem didn't ~ her) 3 a: to fling (oneself) precipitately
(threw himself down on the sofa) b: to drive or impel violently:
LOSH (the ship was thrown on a reef) 4 a (1): to put in a particular position or condition (threw her arms around him) (2): to put on
or off hastily or carelessly (threw on a coat) b: to bring to bear: EXERT (threw all his influence into the boy's defense) c: BUILD, CONSTRUCT (threw a pontoon bridge over the river) 5: to form or shape
on a potter's wheel 6: to deliver (a blow) in or as if in boxing 7: to
twist two or more filaments of into a thread or yarn 8 a: to make a
cast of (dice or a specified number on dice) b: ROLL la (~a bowling
ball) 9: to give up: ABANDON 10: to send forth: PROJECT (threw a temper tantrum) 13: to bring forth: give birth to: SIKE, PRODUCE (-sa good crop) (threw large litters) 14: to lose intentionally (~a game)
15: to move (a lever) so as to connect or disconnect parts of a clutch
or switch; also: to make or break (a connection) with a lever 16: to
give by way of entertainment (~a party) ~ wi: CAST, HURL — thrower \'thro(-a)r, n

Syn THRW. CAST. TOSS, FLING, HURL PITCH, SLING mean to cause to move
swiftly through space by a propulsive movement or a propelli

SVN THROW, CAST, TOSS, FLING, HURL, PITCH, SLING mean to cause to move syn THROW. CAST. TOSS, FLING, HURL PITCH, SLING mean to cause to move swiftly through space by a propulsive movement or a propelling force. THROW is general and interchangeable with the other terms but, may specif. imply a distinctive motion with bent arm; CAST usu, implies lightness in the thing thrown and sometimes a scattering; TOSS, suggests a light or careless or aimless throwing and may imply an upward motion; FLING stresses a violent throwing, HURL implies power as in throwing a massive weight; PITCH suggests throwing carefully at a target; SLING stresses either the use of whirling momentum in throwing or directness of aim.

— throw one's weight around or throw one's weight about; to exercise influence or authority esp. to an excessive degree or in an objectionable

target: SLING stresses either the use of whirling momentum in throwing or directness of aim.

— throw one's weight around or throw one's weight about: to exercise influence or authority esp. to an excessive degree or in an objectionable manner — throw together 1: to put together in a hurried and issuicarcless manner (a bookshelf hastily thrown together) 2: to bring into casual association (different kinds of people are thrown together Richard Sennett)

2 throw n (ca. 1530) 1 a: an act of throwing, hurling, or flinging b (1): an act of throwing dice (2): the number thrown with a cast of dice c: a method of throwing an opponent in wrestling or judo 2: the distance a missile may be thrown or light rays may be projected 3: an undertaking involving chance or danger: RISK, VENTURE 4: the amount of vertical displacement produced by a geological fault: 5: the extreme movement given to a pivoted or reciprocating piece by a cam, crank, or eccentric: STROKE b: the length of the radius of a crank or the virtual crank radius of an eccentric or cam 6 a: a light coverlet (as for a bed) b: a woman's scarf or light wrap 7: an object or individual regarded as a distinct member of a kind or class: UNIT (copies are to be sold at 55 a — Harvey Breit)

1 throw-away 'thro-2-,wa\ n (1903) 1: one that is or is designed to be thrown away. (as a: a if free handbill or circular b: a line of dialogue (as in a play) de-emphasized by casual delivery 2: something made or done without care or interest

2 throw-away \,thrō-2-,wa\ nd (1905) 1: designed to be thrown away \,thrō-2-,wa\ nd (1905) 1: a to get rid of as worthless or unnecessary b: DISCARD Ib 2 a: to use in a foolish or wastell throw away \,thrō-2-,wa\ nd (1889) 1 a: reversion to an earlier type or phase: ATAVISM b: an instance or product of atavistic reversion ensured a ~ to a more polite era) 2: FLASHBACK

1 throw back \((')'thrō-bak\) \(n (1880) 1: to cause to fail: overtire or style (his maners were a ~ to a more polite era) 2: FLASHBACK

1 throw back \((')'thrō-bak\) \(n (188

3: to cast off: Discard
throw-in \text{thro, in } n (1898): an act or instance of throwing a ball
as a: a throw made from the touchline in soccer to put the ball
in play after it has gone into touch b: a throw made by an oute

aries in bounds throw in 2: to in \(\) they thr 3: DISTR \(\) throw in : JOIN \(\) ag in the spo throw off inhibition : ABANDOI off by a fa smoke 3 facility (so Hilton) 4 (mistakes i take : MISI comments throw out \(or employn of as worth (threw out a 3: to dism mony was the signal was chibald Dun from within TEND 8: (
road . . . thre
to stand out teammate to utch)

to the in

throw over vt duty 2: to 1 throw pillow n throw rug n (19 throw-ster \'th throw up vt (
urge ... to the
build hurriedly to bring for cause to stan wi: VOMIT—ti up his hands in thru var of THRO thrum \text{\text{thrum}}\text{\text{thrum}}\text{\text{thrum}}\text{\text{thrum}}\text{\text{torsho}}\text{in pore at TERM}\text{\text{loom after the c}}\text{\text{big at thrum thrum}}\text{\text{thrum}}\text{\te of canvas) to man about rigging to thrum we thrum we thrum was tringed instruum a stringed instruum ~ w 1: to manner 2: to read thrum n (1798): thrush, OHG droo or medium-sized i a plain color of the collent singers thrush n [prob. of th

miss 'threst' by threst' by the same b the forward dire rly horizontal geol movement (as by allent or essential

er also thrust-or er also thrust-or CONTROLINE assily threst-folt assily cyoung ma assige it [thrust, sides by the audi-assily cyoung ma the sides by the audi-assily cyoung ma the sides by the audi-tionium to increase



'S

Ninth New Collegiate Dictionary

A Merriam-Webster

MERRIAM-WEBSTER INC., Publishers Springfield, Massachusetts, U.S.A.

Copyright © 1984 by Merriam-Webster Inc.

Philippines Copyright 1984 by Mertiam-Webster Inc.

Library of Congress Cataloging in Publication Data Main entry under title:

Webster's ninth new collegiate dictionary.

Based on Webster's third new international dictionary.

Includes index.

1. English language-Dictionaries. I. Merriam-Webster Inc. 83-19499

PE1628.W5638 ISBN 0-87779-508-8

ISBN 0-87779-509-6 (indexed) ISBN 0-87779-510-X (deluxe)

Webster's Ninth New Collegiate Dictionary principal copyright 1983

COLLEGIATE trademark Reg. U.S. Pat. Off.

All rights reserved. No part of this work covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, taping, or information storage and retrieval systems—without written permission of the publisher.

Made in the United States of America

8RMcN84

1074 sequency • series-wound

sequency \sekwan-se\n [LL sequentia] (1818): SEQUENCE 3a, 5 sequent \sekwant\ adj [L sequent-, sequens, prp.] (1601) 1: CONSECUTIVE SUCCEDING 2: CONSECUTIVE SEQUENCE 3: La CONTROL 2: CONTRO

judged to belong se-questrum\si-kwes-tram\n. pl-trums also-tra\tra\[tra\] [II]. fr. L. legal sequestrum\si-kwes-tram\n. pl-trums also-tra\[tra\] [II]. fr. L. legal sequestration; akin to L sequester bailee [(1831): a fragment of dead bone detached from adjoining sound bone sequin\[track\] [Fr. It zecchino, fr. zecca mint, fr. Ar sikkah die, coin] (1582) 1: an old gold coin of Italy and Turkey 2: a small plate of shining metal or plastic used for ornamentation esp. on clothing

se-quined or se-quinned \-kwənd\ adj (1582): ornamented with or as if

with sequins sequine (1) when the sequine (1) with sequins sequi-tur (sek-wət-ər, -wə-ttu(ə)r\ n [L, it follows, 3d pers. sing. pres. indic. of sequi to follow — more at sue] (1836): the conclusion of an inference: CONSEQUENCE sequina (3-ix woi-(y-)) n [NL. genus name, fr. Sequoya (George Guess)] (ca. 1866): either of two huge coniferous California trees of the pine family that reach a height of over 300 feet: a: BIG TREE b: REDWOOD 3a

sera pl of SERUM se-rac \so-'rak, s\(\bar{a}\)-\n [F s\(\epsilon\) act in, a kind of white cheese, fr. ML seracium whey, fr. L serum whey — more at SERUM] (1860): a pinnacle, sharp ridge, or block of ice among the crevasses of a glacier sera-glio, \(\so-\) so-'ral-\(\gamma\), pl-glios [II serraglio enclosure, seraglio, partly fr. ML serraculum enclosure, bar of a door, bolt, fr. LL serare to bolt; partly fr. Turk saray palace — more at SEAR] (1588) 1: HAREM 1a 2: a palace of a sultan se-rai \so-'ri\(\gamma\), n [Turk & Per; Turk saray mansion, palace, fr. Per sar\(\bar{a}\) imansion, inn] (1609) 1: CARAYANSARY 2: SERAGLO 2 seral \sir-\(\bar{a}\)i -\(\bar{a}\)j (1916): of, relating to, or constituting an ecological sere

sere sera-pe \so-'rap-e, -'rap-\ n [MexSp sarape] (1834): a colorful woolen shawl worn over the shoulders esp. by Mexican men ser-aph \'ser-a\forall n, pl ser-a-phim \-a-fim\ or seraphs [back-formation fr. seraphim] (1667): SERAPHIM 2 ser-a-phim \\ser-a-fim\ n pl [LL seraphim, pl., seraphs, fr. Heb \(\frac{\partial p}{\partial p}\) ser \(\frac{\partial p}{\partial p}\) in order of angels — see CELESTIAL HIERAR-CHY 2 sing, pl seraphim: one of the 6-winged angels standing in the presence of God — se-raph-ic\so-'raf-ik\ adj — se-raph-ical-ly\-i-k(a-)]e\ adv

presence of God — Seraphi-e (so-rat-ik da) — seraph-ically (-ik(s-)lē) adv av — seraphi-cally (-ik(s-)lē) adv = post ne [L. fr. Gk Sarapis]: an Egyptian god combining attributes of Osiris and Apis and having a widespread cult throughout Greece and Rome Serb (sorb) x [Serb Srb] (1860) 1: a native or inhabitant of Serbia 2: SERBIAN 2 — Serb adj Serbian (\sqrt{

calm (of weather), fr. L serenus serene] (1649) 1 a: a complimentary vocal or instrumental performance; esp: one given outdoors at night for a woman b: a work so performed 2: an instrumental composition in several movements, written for a small ensemble, and midway between the suite and the symphony in style represented binaded; nadding wt (1672): to perform a serenade in honor of vi: to play a serenade — serenader n serenade [ca. 1724]: an 18th century secular cantata of a dramatic character usu. composed in honor of an individual or event

individual or event

individual or event ser-en-dip-i-tous | ser-en

**Serene n (1644) 1: a serene condition or expanse (as of sky, sea, or light) 2: SERENITY, TRANQUILLITY

**sereni-ty \sa-'ren-at-\&\ n [ME, fr. MF sereni\&\.ete\.fr. L serenitat., serenitas, fr. serenius serene (15c): the quality or state of being serene serf \sar\sar\n n [F, fr. L servus slave, servant, serf — more at SERVE] (1611): a member of a servile feudal class bound to the soil and subject to the will of his lord — serf-age \sar\sar\n \frac{1}{10} \n — serf-dom \sar\sar\n \frac{1}{20} \mathred{m}. \sar\n \frac{1}{20} \n \frac{1}

front and the back sergeantery \sar-jon-s\epsilon n (1670): the function, office, or rank of a sergeant \sar-jon-s\epsilon n (1670): the function, office, or rank of a sergeant \sar-jon-s\epsilon n [ME, servant, attendant, sergeant, fr. MF sergent, serjant, fr. L servient-, servients, prp. of servire to serve] (14c) 1: SER. GEANT AT ARMS 2 obs: an officer who enforces the judgments of a court of the commands of one in authority 3: a noncommissioned officer ranking in the army and marine corps above a corporal and below a staff sergeant and in the air force above an aimman first class or senior airman and below a staff sergeant; broadly: NONCOMMISSIONED OFFICER 4: an officer in a police force ranking in the U.S. just below captain or sometimes lieutenant and in England just below inspector sergeant at arms (14c): an officer of an organization (as a legislative body or court of law) who preserves order and executes commands sergeant first class n (1948): a noncommissioned officer in the army ranking above a staff sergeant and below a master sergeant sergeant fish n (ca. 1883) 1: COBIA 2: SNOOK 1 sergeant major n, pl-sergeants major or sergeant majors (1802) 1: a noncommissioned officer in the army, air force, or marine corps serving as chief administrative assistant in a headquarters 2: a noncommissioned officer in the marine corps ranking above a first sergeant 3: a bluish green to yellow percoid fish (Abudefuly saxatilis) with black vertical stripes on the sides that is widely distributed in the western tropical Atlantic ocean sergeant major of the army (1966): the ranking noncommissioned officer of the army serving as adviser to the chief of staff sergeant major of the marine corps serving as adviser to the commandant sergeanty \sar-jont-\epsilon n, pl-geanties [ME sergeante, fr. MF sergentie, sergeant sergeants].

sol con sin sc in ac ne seri seri disj ous ser-j ser-j

ser-n

and use tik\ se-rol with \sir-adv-

se-romixt 1890 se-ro-1 (ca. 1 se-rot-late, the t

cones 'nər-invol ways) se-ro-to nolic

esp. ir

ganisi antige se-rous Or res cells t e-row of sevensu. r

ser pen serpera (14c)

turnin central serpen

dant ser-geanty \sar-jont-\(\varepsilon\), pl-geant-ies [ME sergeantie, fr. MF sergentie, fr. sergent sergeant] (15c): any of numerous feudal services of a personal nature by which an estate is held of the king or other lord distinct from military tenure and from socage tenure serging \(\sar-jin\) n [serge] (ca. 1909): the process of overcasting the

serging \sar-iin\ n [serge] (ca. 1909): the process of overcasting the saw clase of a biase of boths (ac. accept) to present roughling liserified \(\frac{1}{2} \) serified \(\frac{1

1: a writer of serials \(\Lambda \): a composer of serial music \(\Lambda \): to arrange or publish in serial form—serial-ization \(\Lambda \): iz-ola-2\(\frac{1}{2} \): to arrange or publish in serial form—serial-ization \(\Lambda \): a number indicating place in a series and used as a means of identification \(\Lambda \): arranged in a series or succession—seri-ately \(adv \) \(\Lambda \): arranged in a series or succession—seri-ately \(adv \) \(\Lambda \): arrange in a series \(\Lambda \): in \(\Lambda \): seri-atin \(\Lambda \): in \(\Lambda \): in \(\Lambda \): seri-atin \(\Lambda \): in \(\Lambda \): a \(\Lambda \): in \(\Lambda \): seri-atin, silk, in neut. of sericus silken, fr. \(\Lambda \): seri-atin, silk, in \(\Lambda \): seri-atin \(\Lambda \): seri-atin

ment, silk, fr. neut. of sericus silken, fr. Gk sērikos, fr. Sēres, an eastem Asian people producing silk in ancient times] (ca. 1777): finely pubescent (~leaf) sericin \ser-a-san\ n [ISV, fr. L sericum silk] (ca. 1868): a gelatinous protein that cements the two fibroin filaments in a silk fiber sericul-ture \ser-a-ykal-char\ n [L sericum silk] (ca. 1868): a gelatinous protein that cements the two fibroin filaments in a silk fiber sericul-ture \ser-a-ykal-char\ n [L sericum silk] + E culture] (1851): the production of raw silk by raising silkworms — sericul-tural \shall -\kappa \shall silkworms — sericul-tural \shall silkworms or silkworms or silkworms or silkworms \shall silkworms each of which is complete in itself 2: the indicated sum of a usu. infinite sequence of numbers 3 a : the coins or currency of a particular country and period b : a group of postage stamps in different denominations 4: a succession of volumes or issues published with related subjects or authors, similar format and price. or continuous numbering 5: a division of rock formations that is smaller than a system and comprises rocks deposited during an epoch 6: a group of chemical compounds related in composition and structure 7: an arrangement of the parts of or elements in an electric circuit whereby the whole current passes through each past

EXHIBIT I-2



Case 1:06-cv-00726-JJF [

Jeong (45) Date of Patent:

(10) Patent No.: US 6,573,968 B2 (45) Date of Patent: Jun. 3, 2003

(54) SEAL PATTERN FOR LIQUID CRYSTAL DISPLAY DEVICE AND RELATED METHOD

(75) Inventor: Jae-Gyu Jeong, Taegu (KR)

(73) Assignee: LG. Philips LCD Co., Ltd., Seoul

(KR)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 347 days.

(21) Appl. No.: 09/737,766

(22) Filed: Dec. 18, 2000

(65) Prior Publication Data

US 2001/0012088 A1 Aug. 9, 2001

(30)	Foreign	Application	Priority	Data
------	---------	-------------	-----------------	------

Dec.	16, 1999	(KR)	1999-58106
(51)	Int. Cl. ⁷		G02F 1/1336
(52)	U.S. Cl.		349/153

(56) References Cited

U.S. PATENT DOCUMENTS

5,335,103 A	*	8/1994	Kim	349/154
5,410,423 A	*	4/1995	Furushima et al	349/190
6,137,559 A	*	10/2000	Tanaka et al	349/153


^{*} cited by examiner


Primary Examiner—James Dudek (74) Attorney, Agent, or Firm—McKenna Long & Aldridge LLP

(57) ABSTRACT


A seal pattern includes a plurality of main seal lines, a first auxiliary seal line including a plurality of first openings and surrounding the plurality of main seal lines, a second auxiliary seal including a plurality of second openings and surrounding the first auxiliary seal line, and a plurality of third auxiliary seal lines positioned between the first and second openings. The third auxiliary seal lines pass only gas such as air and the main seal lines are protected from being damaged from a cleaning detergent or an etchant such as an HF solution during a cleaning and etching process.

54 Claims, 5 Drawing Sheets







(related art) FIG. 1




(related art) FIG. 2



(related art) FIG. 3





(related art) FIG. 5





Exhibit I-2, Page 610



(related art) FIG. 7





FIG. 8



1

SEAL PATTERN FOR LIQUID CRYSTAL DISPLAY DEVICE AND RELATED METHOD

This application claims the benefit of Korean Patent Application No. 1999-58106, filed on Dec. 16, 1999, which 5 is hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a liquid crystal display (LCD) device, and more particularly, to a seal pattern for a liquid crystal display and a method of manufacturing the same.

2. Discussion of the Related Art

Recently, liquid crystal display (LCD) devices with light, thin, low power consumption characteristics have been used, for example, in office automation (OA) equipments and video units. A typical liquid crystal display (LCD) panel has upper and lower substrates and an interposed liquid crystal 20 layer. The upper substrate usually includes common electrodes, while the lower substrate includes switching elements, such as thin film transistors (TFTs), and pixel electrodes.

As the present invention relates to manufacturing liquid crystal display panels, a brief explanation of conventional liquid crystal display manufacturing processes will be discussed. Common electrodes and pixel electrodes are formed on upper and lower substrates, respectively. A seal is then formed on the lower substrate. The upper and lower substrates are then bonded together using the seal such that the common electrodes of the upper substrate and the pixel electrodes of the lower substrate face each other, forming liquid crystal cells. Liquid crystal material is then injected into those cells through injection holes. The injection holes are then sealed. Finally, polarizing films are attached to the outer surfaces of the upper and lower substrates.

The pixel and common electrodes generate electric fields that control the light passing through the liquid crystal cells. By controlling the electric fields desired characters or images are displayed.

While fabricating the various components of a liquid crystal display, such as the thin film transistors or the color filters, typically requires numerous manufacturing steps, the overall fabrication process is relatively straightforward. FIG. 1 illustrates a typical liquid crystal panel manufacturing process in some detail. Step st1 forms an array matrix of thin film transistors and pixel electrodes over an array (lower) substrate.

Step st2 forms an orientation film over the lower substrate. This involves uniformly depositing a polymer thin film over the lower substrate and then uniformly rubbing the polymer thin film with a fabric. The rubbing process involves rubbing the surface of the polymer thin film to orientate or align the film. A typical orientation film is an organic thin film such as a polyimide thin film.

Step st3 produces a seal pattern on the lower substrate. When the upper and lower substrates are attached, the seal pattern forms cell spaces that will receive the liquid crystal anaterial. The seal pattern will also prevent the interposed liquid crystal material from leaking out of the completed liquid crystal cell. A thermosetting plastic and a screen-print technology are conventionally used to fabricate the seal pattern.

Step st4 is to spray spacers over the lower substrate. The spacers have a definite size and act to maintain a precise and

2

uniform space between the upper and lower substrates. Accordingly, the spacers are placed with a uniform density on the lower substrate using either a wet spray method, in which case the spacers are mixed in an alcohol and then sprayed, or a dry spray method in which only the spacers are sprayed. The dry spray method is divided into a static electric spray method that uses static electricity and a non-electric spray method that uses gas pressure. Since static electricity can be harmful to the liquid crystal, the non-electric spray method is widely used.

The next step, st5, is to aligned and attached the upper and lower substrates together, and to attach color filters to the upper substrate and the lower substrate. The aligning margin, which is less than a few micrometers, is important. If the upper and lower substrates are aligned and attached beyond the aligning margin, light leaks away such that the liquid crystal cell cannot adequately performed its function.

Step st6 cuts the liquid crystal element fabricated through the above five steps into individual liquid crystal cells. Conventionally, a liquid crystal material was injected into the space between the upper and the lower substrates before cutting the liquid crystal element into individual liquid crystal cells. However, as displays have become larger, the liquid crystal cells are usually cut first and then the liquid crystal material is injected. The cutting process typically includes scribing using a diamond pen to form cutting lines on a substrate, and a breaking step that separates the substrate along the scribed lines.

Step st7 actually injects liquid crystal material into the individual liquid crystal cells. Since each individual liquid crystal cell is a few square centimeters in area, but has only a few micrometer gap between plates, a vacuum injection method is effectively and widely used. Generally, the step of injecting the liquid crystal material into the cells takes the longest manufacturing time. Thus, for manufacturing efficiency, it is important to have optimum conditions for vacuum injection.

Now, referring to FIG. 2, the screen-print method used for the seal pattern process of the third step (st3) is explained.

The screen-print technology is facilitated with a patterned screen 6 and a squeegee 8. In order to interpose the liquid crystal without leakage, the seal pattern 2 is formed along edges of a substrate 1. At one side of the edge, an injection hole 4 for injecting the liquid crystal is formed. To form the seal pattern 2, a thermosetting resin or an ultraviolet-setting epoxy resin and the like is deposited on the substrate 1, and thereafter a solvent included in the sealant is evaporated for leveling.

At this point, although the epoxy resin itself is not harmful to the liquid crystal, an amine in a thermohardening solvent for forming the thermosetting resin decomposes the liquid crystal. Thus, when using the epoxy resin for the seal pattern 2, the sealant formed through the screen-print technology should be pre-baked sufficiently with a gradual variance of the baking temperature. Further, in forming the seal pattern, the uniformity in thickness and width of the sealant are very important to maintain the uniform spacing (or gap) between the two substrates.

FIG. 3 shows a different seal-patterning technology, a dispenser-print technology. As shown, the dispenser-print technology uses a dispenser 30 filled with the sealant and a table 100 where the substrate 1 is placed. The dispenser 30 moves over the table 100 and forms the sealant according to the direction of the arrow so as to form the sealant pattern 2.

FIG. 4 shows a conventional seal pattern formed on a substrate via the above-mentioned seal-patterning technol-

3

ogy. Referring to FIG. 4, on a substrate 1, a seal pattern 2 is formed. The seal pattern 2 includes main seal lines 2a and an auxiliary seal line 2b. As previously explained, the main seal lines 2a prevent the leakage of the liquid crystal, while the auxiliary seal line 2b surrounds the main seal lines 2a to protect the main seal lines 2a from a cleaning detergent or an etching solution during a cleaning and etching process.

The cleaning and etching process decreases the thickness of the assembled substrates. A 10% decrease in the substrate thickness result in a 20% decrease in the weight of the liquid crystal display device. FIG. 5 illustrates the cleaning and etching process in a block diagram.

Before the seventh step, st7, of injecting the liquid crystal shown in FIG. 1, the assembled substrates produced from the first to sixth steps, st 1 to st 6, shown in FIG. 1, are cleaned manually using a cleaning detergent such as isopropyl alcohol (IPA) or deionized water (DI water). Through the first cleaning step, ST 100, contaminants such as a polymer layer or minute particles on the outer surfaces of the assembled substrates are removed.

Next, in an etching step, ST **200**, using an etching apparatus, the assembled substrates are etched in aqueous solution of hydrofluoric (HF) acid.

In a next cleaning step, ST **300**, the HF solution remaining on the assembled substrates is removed, and in a drying step, ST **400**, the assembled substrates are dried sufficiently.

Subsequently, in the seventh step, st7, of FIG. 1, the liquid crystal is injected into the assembled substrates and sealed. The etching apparatus may also be used for cleaning step ST300 and the drying step ST 400.

As above-mentioned, during the cleaning and etching steps, ST100 and ST200, the auxiliary seal line 2b protects the main seal lines 2a from the cleaning detergent or the HF solution such that the main seal lines 2a maintain their structure. However, the auxiliary seal line 2b is damaged as illustrated in FIG. 6.

Referring to FIG. 6, when an upper substrate 20 is attached to the lower substrate 1, air 10 existing between the main seal lines 2a and auxiliary seal line 2b is pressurized and still remains therebetween. After the attachment, since there is no open hole in the auxiliary seal line 2b, the pressurized air 10 can not be discharged from the assembled substrates 1 and 20. The pressurized air 10 in the assembled substrates makes air bubbles 16 or cracks 18 in the main and auxiliary seal lines 2a and 2b. Due to the air bubbles 16 and cracks 18, the main seal lines 2a can not stably seal the liquid crystal injected in a later process.

As shown in FIG. 7, if open holes "A" are formed in auxiliary seal lines 2c to solve the above-mentioned 50 problem, the cleaning detergent or HF solution penetrates into the assembled substrates in the cleaning and etching process, results in a deformation of the main seal lines 2a.

SUMMARY OF THE INVENTION

Accordingly, the present invention is directed to a seal pattern of a liquid crystal display device that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.

An advantage of the present invention is a seal pattern for $_{60}$ a liquid crystal display device that prevents damage from a cleaning detergent or an etchant such as an HF solution.

Another advantage of the present invention is a seal pattern for a liquid crystal display device that allows air to flow freely.

Additional features and advantages of the invention will be set forth in the description which follows, and in part will 4

be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims thereof as well as the appended drawings.

To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, a liquid crystal display device includes a plurality of main seal lines on a substrate; a first auxiliary seal line having a plurality of first open holes (or openings); a second auxiliary seal line having a plurality of second open holes; and third auxiliary seal lines between the first and second open holes, each of the third auxiliary seal line having first and second portions. The first auxiliary seal line surrounds the main seal lines. The second auxiliary seal line surrounds the first auxiliary seal line. The first and second portions of each of the third auxiliary seal lines are connected with the first and second auxiliary seal lines, respectively. Each of the third auxiliary seal lines has a zigzag shape. Each width of the first and second open holes is at least four times as large as each thickness of the first and second auxiliary seal lines.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWING

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.

In the drawings:

FIG. 1 is a block diagram illustrating a typical manufacturing process for a liquid crystal cell;

FIG. 2 is a perspective view illustrating a seal pattern process with a screen-print method;

FIG. 3 is a perspective view illustrating a dispenser-print method for the seal pattern;

FIG. 4 is a plane view of a conventional seal pattern printed on a substrate;

FIG. 5 is a block diagram illustrating a typical etching process for a liquid crystal panel;

FIG. 6 is a cross-sectional view of the liquid crystal display device panel taken along a line "VI—VI" shown in FIG. 4;

FIG. 7 is a plane view of another conventional seal pattern printed on a substrate;

FIG. 8 is a plane view of a seal pattern according to a preferred embodiment of the present invention; and

FIG. 9 is an enlarged plane view of a portion "IX" of FIG.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made in detail to an embodiment of the present invention, which is illustrated in the accompanying drawings.

Referring to FIG. 8, on a substrate 1, a plurality of main seal lines 210 are formed in a rectangular shape. At one side in each of the main seal lines 210, an injection hole 212 is formed to open the main seal line 210. Through the injection hole 212, a liquid crystal will be injected (in the liquid

crystal injection step, st7, shown in FIG. 1) into a space defined by the main seal lines 210.

A first auxiliary seal line 220 is formed on the substrate 1 and surrounds the plurality of main seal lines 210 with space between the main and the auxiliary seal lines 210 and 220. 5 In the first auxiliary seal line 220, a plurality of first open holes (or openings) 222 are formed to open the first auxiliary seal line 220. The first open holes 222 should not overlap the injection holes 212 of the main seal lines 210 in its location.

A second auxiliary seal line 230 is formed on the substrate 10 1 and surrounds the first auxiliary seal line 220 with space between the first and the second auxiliary seal lines 220 and 230. In the second auxiliary seal line 230, a plurality of second open holes 232 are formed to open the second auxiliary seal line 230. At this point, the second open holes 15 232 should not overlap the first open holes 222 of the first auxiliary seal line 220. Namely, the second open holes 232 are preferably not located at corresponding portions of the first open holes 222 in the first auxiliary seal line 220.

Between the first and second auxiliary seal lines **220** and **230**, a plurality of third auxiliary lines **240** are formed to define boundary areas between the first and the second open holes **222** and **232**. Each of the third auxiliary seal lines **240** includes a plurality of first and second seal fins **240***a* and **240***b* that are spaced apart from each other alternatively. The 25 first and second seal fins **240***a* and **240***b* are preferably connected to the first and second auxiliary seal lines **220** and **230**, respectively.

FIG. 9 shows the structure of the first, second, and third auxiliary seal lines 220, 230 and 240 in detail.

Referring to FIG. 9, the second auxiliary seal line 230 is spaced apart from edges of the substrate 1 by a distance "d". The distance "d" is preferably less than 10 mm such that the area of the substrate 1 is efficiently used. Each width "w" of the first and second open holes 222 and 232 is preferably about four times as large as each thickness "t" of the first and second auxiliary seal lines 220 and 230.

During the substrate-attaching step, st5, shown in FIG. 1, the open holes shrink such that the width "w" of the open holes become as small as or a little larger than the thickness "t" of the seal lines due to a deformation of the seal lines from pressure. If the open holes are not wide enough, the seal lines become closed after the above-mentioned substrate-attaching step, st5.

Still referring to FIG. 9, the third auxiliary seal lines 240 separate the first open holes 222 from the second open holes 232. In particular, in the space between the first and second auxiliary seal lines 220 and 230, and between the first and second open holes 222 and 232, there preferably always exists a third seal line 240 across the first and second seal lines 220 and 230.

Since first and second seal fins 240a and 240b are connected to the first and the second auxiliary seal lines 220 and 230, respectively, liquid cannot pass through the third auxiliary seal line 240 due to a surface tension of the liquid. Accordingly, in a later cleaning and etching step illustrated in FIG. 5, a cleaning detergent or an etchant such as an HF solution cannot pass through the third auxiliary seal lines 240, and cannot penetrate through the first auxiliary seal line 220. Therefore, the main seal lines 210 maintain their structure and properties in a safe manner without being damaged from the cleaning detergent or the etching solution.

Since the substrates include silicon oxide (SiO_2) by 60%, there occurs a chemical reaction between the substrates and the HF solution as follows:

 $SiO_2+4HF\rightarrow SiF_4\uparrow+2H_2O+E$

6

During the etching step, ST200 (FIG. 5), silicon oxide of the substrates is etched via the HF solution. Here, "E" is the heat of reaction that is produced during the etching step.

By measuring the heat "E" of the reaction (a reaction temperature), the etching rate is calculated. The etching step is facilitated from considering the reaction temperature. When the reaction temperature becomes equal to a reference temperature, the etching is stopped. At this point, the desired reduction in the thickness of the substrates is achieved. A more detailed explanation of the substrate etching process is contained in U.S. patent application Ser. No. 09/002,037 filed on Dec. 31, 1997, entitled "Method of Fabricating Substrate" and assigned to the same assignee as the present invention, the entirety of which is hereby incorporated by reference in this application.

However, since the first and second seal fins 240a and 240b are spaced apart from each other in an alternating manner, gas can pass through the third auxiliary seal lines 240 freely. Therefore, in the substrate-attaching step, st 5, shown in FIG. 1, air remaining in the space between the main seal line 210 and the first auxiliary seal lines 220 flows out through the first and second open holes 222 and 232. Since the remaining air between the main seal lines 210 and the first auxiliary seal line 220 is not pressurized, the main seal lines 210 maintain their structure without air bubbles 16 or cracks 18 and safe from being damaged.

It will be apparent to those skilled in the art that various modifications and variation can be made in the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

What is claimed is:

- 1. A liquid crystal display device comprising:
- a main seal line having a main opening on a substrate; a first auxiliary seal line having a first opening;
- a second auxiliary seal line having a second opening; and a third auxiliary seal line having first and second portions
- between the first and second openings.

 2. The liquid crystal display device of claim 1, wherein the first auxiliary seal line substantially surrounds the main seal lines.
- 3. The liquid crystal display device of claim 1, wherein the second auxiliary seal line substantially surrounds the first auxiliary seal line.
- 4. The liquid crystal display device of claim 1, wherein the third auxiliary seal line has a structure that effectively prevents liquid from penetrating through thee third auxiliary seal line due to surface tension of the liquid.
- 5. The liquid crystal display device of claim 1, wherein the first and second portions of the third auxiliary seal line are connected to the first and second auxiliary seal lines, respectively.
- 6. The liquid crystal display device of claim 5, wherein the first portion extends from the first auxiliary seal line in a direction toward the second auxiliary seal line, the first portion not touching the second auxiliary seal line.
- 7. The liquid crystal display device of claim 6, wherein the first portion extends toward the second auxiliary line in a slanting manner.
- 8. The liquid crystal display device of claim 5, wherein the second portion extends from the second auxiliary seal line in a direction toward the first auxiliary seal line, the second portion not touching the first auxiliary seal line.
- 9. The liquid crystal display device of claim 8, wherein the second portion extends toward the first auxiliary line in a slanting manner.

US 6,573,968 B2

- 10. The liquid crystal display device of claim 5, wherein the first portion and second portions extend toward the second and first auxiliary lines in a slanting manner, respectively.
- 11. The liquid crystal display device of claim 1, wherein 5 the second auxiliary seal line is spaced from an edge of the substrate to allow for an efficient use of the substrate.
- 12. The liquid crystal display device of claim 1, wherein the second auxiliary seal line is spaced from an edge of the substrate by less than 10 mm.
- 13. The liquid crystal display device of claim 1, wherein the first opening of the first auxiliary seal line and the second opening of the second auxiliary seal line do not overlap each other at all.
- 14. The liquid crystal display device of claim 1, wherein 15 the first and second portions of the third auxiliary seal line have a zigzag shape.
- 15. The liquid crystal display device of claim 1, wherein a width of the first opening in the first auxiliary seal line is large enough to be prevented from closing after attaching the 20 substrate to a second substrate.
- 16. The liquid crystal display device of claim 15, wherein the first opening is about four times as large as a thickness of the first auxiliary seal line.
- 17. The liquid crystal display device of claim 1, wherein $_{25}$ a width of the second opening in the second auxiliary seal line is large enough to be prevented from closing after attaching the substrate to a second substrate.
- 18. The liquid crystal display device of claim 17, wherein the second opening is about four times as large as a thickness 30 of the second auxiliary seal line.
- 19. The liquid crystal display device of claim 1, wherein widths of the first and second openings in the first and second auxiliary seal lines are large enough to be prevented from closing after attaching the substrate to a second sub- 35
- 20. The liquid crystal display device of claim 19, wherein the first and second openings are at least four times as large as a thickness of the first and second auxiliary seal lines, respectively.
- 21. The liquid crystal display device of claim 1, wherein the first auxiliary seal line includes a plurality of first
- 22. The liquid crystal display device of claim 1, wherein the second auxiliary seal line includes a plurality of second 45 openings.
- 23. The liquid crystal display device of claim 1, wherein the first opening of the first auxiliary seal line at least partially overlaps the main opening of the main seal line.
- 24. The liquid crystal display device of claim 1, wherein 50 the first auxiliary seal line includes a plurality of first openings and the second auxiliary seal line includes a plurality of second openings corresponding to the first openings, any pair of the first and second openings having the third auxiliary seal line.
- 25. The liquid crystal display device of claim 24, wherein at least one of the first openings of the first auxiliary seal line at least partially overlaps the main opening of the main seal
- 26. The liquid crystal display device of claim 1, further 60 comprising a plurality of main seal lines, each main seal line including a main opening.
- 27. A method of fabricating a liquid crystal display device having first and second substrates comprising:

forming a main seal line on the first substrate;

forming a first auxiliary seal line on the first substrate, the first auxiliary seal line having a first opening;

forming a second auxiliary seal line on the first substrate, the second auxiliary seal line having a second opening; forming a third auxiliary seal line having first and second portions on the first substrate;

attaching the first and second substrates; and interposing a liquid crystal layer between the first and second substrates.

- 28. The method of claim 27, further comprising etching a surface of at least one of the first and second substrates prior to interposing the liquid crystal between the first and second substrates.
- 29. The method of claim 27, further comprising etching a surface of at least one of the first and second substrates after interposing the liquid crystal between the first and second substrates.
- 30. The method of claim 27, wherein the first auxiliary seal line substantially surrounds the main seal lines.
- 31. The method of claim 27, wherein the second auxiliary seal line substantially surrounds the first auxiliary seal line.
- 32. The method of claim 27, wherein the third auxiliary seal line has a structure that effectively prevents liquid from penetrating through thee third auxiliary seal line due to surface tension of the liquid.
- 33. The method of claim 27, wherein the first and second portions of the third auxiliary seal line are connected to the first and second auxiliary seal lines, respectively.
- 34. The method of claim 33, wherein the first portion extends from the first auxiliary seal line in a direction toward the second auxiliary seal line, the first portion not touching the second auxiliary seal line.
- 35. The method of claim 34, wherein the first portion extends toward the second auxiliary line in a slanting manner.
- 36. The method of claim 33, wherein the second portion extends from the second auxiliary seal line in a direction toward the first auxiliary seal line, the second portion not touching the first auxiliary seal line.
- 37. The method of claim 36, wherein the second portion extends toward the first auxiliary line in a slanting manner.
- 38. The method of claim 33, wherein the first portion and second portions extend toward the second and first auxiliary lines in a slanting manner, respectively.
- 39. The method of claim 27, wherein the second auxiliary seal line is spaced from an edge of the substrate to allow for an efficient use of the substrate.
- 40. The method of claim 27, wherein the second auxiliary seal line is spaced from an edge of the substrate by less than 10 mm.
- 41. The method of claim 27, wherein the first opening of the first auxiliary seal line and the second opening of the second auxiliary seal line do not overlap each other at all.
 - 42. The method of claim 27, wherein the first and second portions of the third auxiliary seal line have a zigzag shape.
 - 43. The method of claim 27, wherein a width of the first opening in the first auxiliary seal line is large enough to be prevented from closing after attaching the substrate to a second substrate.
- 44. The method of claim 43, wherein the first opening is about four times as large as a thickness of the first auxiliary seal line.
- 45. The method of claim 27, wherein a width of the second opening in the second auxiliary seal line is large enough to be prevented from closing after attaching the substrate to a second substrate.
- 46. The method of claim 45, wherein the second opening is about four times as large as a thickness of the second auxiliary seal line.

q

- 47. The method of claim 25, wherein widths of the first and second openings in the first and second auxiliary seal lines are large enough to be prevented from closing after attaching the substrate to a second substrate.
- **48**. The method of claim **47**, wherein the first and second 5 openings are at least four times as large as a thickness of the first and second auxiliary seal lines, respectively.
- **49**. The method of claim **27**, wherein the first auxiliary seal line includes a plurality of first openings.
- **50**. The method of claim **27**, wherein the second auxiliary 10 seal line includes a plurality of second openings.
- 51. The method of claim 27, wherein the first opening of the first auxiliary seal line at least partially overlaps the main opening of the main seal line.

10

- **52.** The method of claim **27**, wherein the first auxiliary seal line includes a plurality of first openings and the second auxiliary seal line includes a plurality of second openings corresponding to the first openings, any pair of the first and second openings having the third auxiliary seal line.
- 53. The method of claim 52, wherein at least one of the first openings of the first auxiliary seal line at least partially overlaps the main opening of the main seal line.
- **54.** The method of claim **27**, further comprising a plurality of main seal lines, each main seal line including a main opening.

* * * * *

EXHIBIT I-3



Websters Collegiate Dictionary

TENTH EDITION

Merriam-Webster, Incorporated Springfield, Massachusetts, U.S.A.



A GENUINE MERRIAM-WEBSTER

The name Webster alone is no guarantee of excellence. It is used by a number of publishers and may serve mainly to mislead an unwary buyer.

Merriam-WebsterTM is the name you should look for when you consider the purchase of dictionaries or other fine reference books. It carries the reputation of a company that has been publishing since 1831 and is your assurance of quality and authority.

Copyright © 2001 by Merriam-Webster, Incorporated

Philippines Copyright 2001 by Merriam-Webster, Incorporated

Library of Congress Cataloging in Publication Data Main entry under title:

Merriam-Webster's collegiate dictionary. — 10th ed.

p. cm.

Includes index.

ISBN 0-87779-708-0 (unindexed : alk. paper). — ISBN 0-87779-709-9

(indexed: alk. paper). — ISBN 0-87779-710-2 (deluxe indexed: alk. paper).

-- ISBN 0-87779-707-2 (laminated cover, unindexed).

1. English language—Dictionaries. I. Merriam-Webster, Inc.

PE1628.M36 1998

423-dc21

97-41846

CIP

Merriam-Webster's Collegiate® Dictionary, Tenth Edition principal copyright 1993

COLLEGIATE is a registered trademark of Merriam-Webster, Incorporated

All rights reserved. No part of this book covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, taping, or information storage and retrieval systems—without written permission of the publisher.

Made in the United States of America

30313233RT:WC01

Abbreviat

Case 1:850cv-60725-JJFonth Document 385-7

ry day to con-text-free \'kān-tekst-'fre\' adj (1964): of, relating to, or being a grammar or language based on rules that describe a change in a string without reference to elements outside of the string; also: being such a string also being such a

continental shelf n (1892): a shallow submarine plain of varying width forming a border to a continent and typically ending in a steep slope to the oceanic abvs.

continental slope n (1900): the usu, steep slope from a continental shelf to the ocean floor con-tin-gence \kon-tin-jon(t)s\ n (ca. 1530) 1: CONTINGENCY 2

F - 44: ..

4

shelf to the ocean floor con-tin-gence \kan-\tin-jon(t)\kappa n (ca. 1530) 1: CONTINGENCY 2: TANGENCY \tag{TANGENCY \tag{TANGENC

Filed 08/12/2008 Page 16 of 16

land of perpetual snowfall. PERENNIAL implies enduring existence of ten through constant renewal (a perennial source of controversy).

con-tin-u-ance \ksn-'tin-y\u00fc-an(t)s\ n (14c) 1: CONTINUATION 2: the extent of continuing: DURATION 3: the quality of enduring: PERMi-NENCE 4: an adjournment of a court case to a future day con-tin-u-ant \-y\u00fc-an(1861) 1: something that continues or server as a continuation 2: a speech sound (as a fricative or vowel) that is produced without a complete closure of the breath passage — compare stop—continuant adi

- continuant adj

con-tin-u-at adj (1555) obs: CONTINUOUS, UNINTERRUPTED con-tin-u-at-tion \(\lambda \) sobs: CONTINUOUS, UNINTERRUPTED con-tin-u-a-tion \(\lambda \) sobs: CONTINUOUS, UNINTERRUPTED con-tin-u-a-tion \(\lambda \) sobs: CONTINUOUS, UNINTERRUPTED con-tin-u-a-tion \(\lambda \) something that continues, increases, or adds con-tin-u-a-tive \(\lambda \) something that continues, increases, or adds con-tin-u-a-tive \(\lambda \) something that continues, increases, or adds con-tin-u-a-tive \(\lambda \) something that continues con-tin-u-a-tor \(\lambda \) at-tar\(n \) (1646): one that continues con-tin-u-a-tor \(\lambda \) at-tar\(n \) (1646): one that continues con-tin-ue \(\lambda \) somethin-u-in \(\lambda \) contin-ue \(\lambda \) continues, fr. Continuas\(\lambda \) if (14c) 1: to maintain without interruption a condition, course, or action 2: to remain in existence: \(\lambda \) EXEP UP, MAINTAIN \(\lambda \) was activity after interruption \(\lambda \) if 1 a: KEEP UP, MAINTAIN \(\lambda \) was walking \(\lambda \) to keep going or add to: \(\lambda \) FROLONG; \(\lambda \) so to resume after intermission 2: to cause to continue 3: to allow to remain in a place or condition: \(\lambda \) reconstinues \(\lambda \) to onlin-uer \(\lambda \) via \(\lambda \) to postpone (a legal proceeding) by a continuance \(-\lambda \) continuer \(\lambda \) via \(\lambda \) in \(\lambda \) so \(\lambda \) continuer \(\lambda \) via \(\lambda \) in \(\lambda \) so \(\lambda \) in \

uance — con-tinu-er \-yū-or\n syn con-tinu-er \-yū-or\n syn continu-er \-yū-or\n syn continu-er \-yū-or\n syn continue, Last, endure, abide, persist mean to exist over a period of time or indefinitely. Continue applies to a process going on without ending (the search for peace will continue). Last, esp. when unqualified, may stress existing beyond what is normal or expected (buy shoes that will last). Endure adds an implication of resisting destructive forces or agencies (in spite of everything, her faith endured. ABIDE implies stable and constant existing esp. as opposed to mutability (a love that abides through 40 years of marriage). Persist suggests outlasting the normal or appointed time and often connotes obstinacy or doggedness (the sense of guilt persisted).

continued adj (15c) 1: lasting or extending without interruption $\langle \infty \rangle$ success 2: resumed after interruption $\langle \infty \rangle$ continued fraction n (ca. 1856): a fraction whose numerator is an interruption $\langle \infty \rangle$

ger and whose denominator is an integer plus a fraction whose numer ator is an integer and whose denominator is an integer plus a fraction

continuing adj (14c) 1: CONTINUOUS, CONSTANT (~ poverty): needing no renewal: ENDURING (~ fame) — con-tin-u-ing-ly adv continuing education n (1954): formal courses of study for adult part-

continuing education n (1954): formal courses of study for adult partitime students

con-di-nu-i-ty\kän-t²n-"u-a-tē, -'yū-\n, pl-ties (15c) 1a: uninterrupted connection, succession, or union b: uninterrupted duration of continuation esp. without essential change 2: something that has, exhibits, or provides continuity: as a: a script or scenario in the performing arts b: transitional spoken or musical matter esp. for a radio or television program c: the story and dialogue of a comic strip 3: the property of being mathematically continuous con-tin-uo\kan-tin-ya-wô, -'tin-na\n, pl-u-os [It, fr. continuo continuous, fr. L continuus] (1724): a bass part (as for a keyboard or stringed instrument) used esp. in baroque ensemble music and consisting of a succession of bass notes with figures that indicate the required chords—called also figured bass, thoroughbass con-tin-u-ous \kan-tin-yi-as\ adj [L continuus, fr. continere to hold to gether — more at CONTAIN] (1673) 1: marked by uninterrupted extension in space, time, or sequence 2 of a function: having the property that the absolute value of the numerical difference between the value at a given point can be made as close to zero as desired by choosing the neighborhood small enough syn see CONTINIVAL — con-tin-u-ous-ness n con-tin-u-ous-ness n con-tin-u-ous-ness n con-tin-u-ous-ness n

adv — con-tin-u-ous-ness n
con-tin-u-oum \kon-'tin-yü-əm\n, pl -ua \-yü-ə\ also -u-ums [L, neut. of
continuus] (1646) 1: a coherent whole characterized as a collection,
sequence, or progression of values or elements varying by minute degrees ("good" and "bad" ... stand at opposite ends of a ~ instead of
describing the two halves of a line —Wayne Shumaker > 2: the set of
real numbers including both the rationals and the irrationals; broadly
: a compact set which cannot be separated into two sets neither of
which contains a limit point of the other

contort \kan-\text{tort} \psi b \text{ (ME, fr. L contortus, pp. of contorquēre, fr. com-tort \kan-\text{tort} \psi b \text{ (ME, fr. L contortus, pp. of contorquēre, fr. com-torquēre to twist — more at TORTURE] vt (15c): to twist in a violent manner (features $\sim ed$ with fury) $\sim vi$: to twist into or as if into a strained shape or expression $\sim vr$ con-tor-tion \-\text{-tior} \shape \text{ (Formula of the contor-tion \-\text{-tior} \shape \text{ (Formula of the contor-tion})}.

con-tor-tion-ist \k-on-'tor-sh(-)-nist\n (1859): one who contorts; specifican acrobat able to twist the body into unusual postures — con-tor-tion-is-tic\-,tor-sha-'nis-tik\ adi

icon-tour (Kän-tür'n IF, fr. lt contorno, fr. contornare to round off, fr. ML, to turn around, fr. L com+ tornare to turn on a lathe — more at TURN] (1662) 1: an outline esp. of a curving or irregular figure: SHAPE; also: the line representing this outline 2: the general form or structure of something: CHARACTERISTIC — often used in pl. cof a melody) < to delineate the tortured psychological <so of the tribal past —B. J. Phillips 3: a usu. meaningful change in intonation in speech syn see OUTLINE or structure of something: CHARACTERISTIC — often used in pl. (~ of a melody) < to delineate the tortured psychological ~ of the tribal past —B. J. Phillips> 3: a usu. meaningful change in intonation in speech syn see OUTLINE

'contour adj (1844) 1: following contour lines or forming furrows or ridges along them (~ flooding) (~ farming) 2: made to fit the contour of something <a ^ couch) < newspan="2">sheet of the contour of (1871) 1 a: to shape the contour of b: to shape so as to fit contours 2: to construct (as a road) in conformity to a contour contour feather n (1867): one of the medium-sized feathers that form the general covering of a bird and determine the external contour contour line n (1844): a line (as on a map) connecting the points on a land surface that have the same elevation

contour line n (1844): a line (as on a map) connecting the points on a land surface that have the same elevation contour map n (1862): a map having contour lines contour 'kän-tra\ prep [L] (15c) 1: AGAINST — used chiefly in the phrase pro and contra 2: in opposition or contrast to — used before a proper name

œn•tra \'kän-tr short for contra olutionary] (198 group opposed ment in Nicarag ment in Nicarag contra- prefix [N opposite — mon contrary : con 2 pitched bel

taye on tra-band \1 bando, fr. ML channus, bannun mand — more goods: SMUGH portation, or po who during the lines — contral lines — contral con-tra-band-is con-tra-bass \'k | (ca. 1611) : DOU con-tra-bas-soo woodwind instr hassoon con-tra-cep-tior deliberate pre tive \-'sep-tiv\'\con-tract \'kan together, make (14c) 1 a: a b ties, esp: one I supply of goods act of marriage tricks in bridge

someone

con-tract \vt 2c


or L; MF contr bring on onese come affected v contract **b**: B : to hire by cor tract basis wrinkle (fro trate 4: to i together 5: to letters ~ vi 1 ome diminish in compass, du ibil·i·ty \kən-ı bəl, 'kän-ı\ adj sun CONTRAC FLATE mean drawing toger length (cause or a loss of m the sweater of something cant loss of complies a pres resistance (cc ening that reclary. DEFLATI of contained contract bridg constrac-tile \1 with the powcontractile va con-trac-tion contracting: thickening of business activ word group by such shortenin

con-trac-tor contracts or is work or provi on-trac-tu-al to, or constitu con-trac-fure con-tra dance : con-tra-dict \ contra + dice : nial of (your able \-'dik-taon-tra-dic-tic contradicting implies both phrase whose terms> 3 a : tors, actions,

tive \kən-tra ner-ë\ adi

con-tra-dic-tici

EXHIBIT T-2




The IEEE Standard Dictionary of Electrical and Electronics Terms

Sixth Edition

Standards Coordinating Committee 10, Terms and Definitions Jane Radatz, Chair

This standard is one of a number of information technology dictionaries being developed by standards organizations accredited by the American National Standards Institute. This dictionary was developed under the sponsorship of voluntary standards organizations, using a consensus-based process.



ISBN 1-55937-833-6



field-disturbance sensor

403

field-reliability test

field-disturbance sensor (measurement procedure for field-disturbance sensors) A device that employs a point source of radio-frequency (rf) energy to detect motion in the vicinity of the source, and in which the emitter and the receiver (or detector) are essentially at the same point, that is, a space-protected system. (EMC) 475-1983r

field-effect transistor A transistor in which the conduction is due entirely to the flow of majority carriers through a conduction channel controlled by an electric field arising from a voltage applied between the gate and source electrodes.

(ED) 641-1987w

field emission Electron emission from a surface due directly to high-voltage gradients at the emitting surface. *See also:* electron emission. (ED) [45], 161-1971w

field-enhanced photoelectric emission The increased photoelectric emission resulting from the action of a strong electric field on the emitter. *See also:* phototube.

(ED) [45], 161-1971w

field-enhanced secondary emission The increased secondary emission resulting from the action of a strong electric field on the emitter. See also: electron emission.

(ED) [45], 161-1971w

field excitation current (Hall effect devices) The current producing the magnetic flux density in a Hall multiplier.

(MAG) 296-1969w

field-failure protection The effect of a device, operative on the loss of field excitation, to cause and maintain the interruption of power in the motor armature circuit. (IA) [60]

field-failure relay A relay that functions to disconnect the motor armature from the line in the event of loss of field excitation. *See also:* relay. (IA) [60]

field flashing Short-time application of an external direct current source to the field of a synchronous generator to enable it to build up its voltage and become self-excited.

(PE) 1020-1988r

field forcing (1) (excitation systems for synchronous machines) A control function that rapidly drives the field current of a synchronous machine in the positive or in the negative direction. (PE) 421.1-1986r

(2) A control function that temporarily overexcites or underexcites the field of a rotating machine to increase the rate of change of flux. *See also:* control. (IA) [60], [75]

field forcing relay A relay that functions to increase the rate of change of field flux by underexciting the field of a rotating machine. See also: relay. (IA) [60]

field frame See: frame yoke.

field-free emission current (1) (general) The emission current from an emitter when the electric gradient at the surface is zero. (ED) [45], [84]

(2) (cathode) The electron current drawn from the cathode when the electric gradient at the surface of the cathode is zero. See also: electron emission. (ED) [45], 161-1971w

field frequency (television) The product of frame frequency multiplied by the number of fields contained in one frequency. See also: television. (BT) [34]

field intensity See: average detector.

field-intensity meter* A calibrated radio receiver for measuring field intensity. *See also:* interference; interference measurement.

(IA) 54-1955w * Deprecated.

field *I*²*R* loss The product of the measured resistance, in ohms, of the field winding, corrected to a specified temperature, and the square of the field current in amperes. (PE) [84], [9]

field-lead insulation (rotating machinery) The dielectric material applied to insulate the enclosed conductor connecting the collector rings to the coil end windings. Note: Field leads also include the pole jumpers forming the series connection between the concentric windings on each pole. Where rectangular strap leads are employed, the insulation may consist of either taped mica and glass or moduled mica and glass or moduled mica and glass composites. Where circular rods are

used, moulded laminate tubing is frequently employed as the primary insulation. *See also:* asynchronous machine; direct-current commutating machine. (PE) [9]

field length The number of words or characters in a field.
(C) 610.5-1990

field length type An indication of whether the field is fixed or variable in length. *Note:* If a field is a variable length type, the field length expresses the maximum length possible.

(C) 610.5-1990

field-limiting adjusting means The effect of a control function or device (such as a resistor) that limits the maximum or minimum field excitation of a motor or generator. *See also:* control. (IA) [60], [75]

field-locking See: lock.

field mark A mark that identifies the beginning or the end of a field. (C) 610.10-1994

field measuring instrument A device used to sense and read out the electric or magnetic field intensities surrounding a VDT under test. (For this standard, this instrumentation consists of three parts: probe; readout detector, where the signal from the probe is processed and the data displayed; and any leads between the probe and readout detector.)

(EMC) 1140-1994

field mill A device in which a conductor is alternately exposed to the electric field to be measured and then shielded from it. *Note:* The resulting current induced in the conductor is a measure of the electric field strength at the conductor surface. *Synonym:* generating electric field meter.

(PE/T&D) 1227-1990r, 539-1990

field molded joint (power cable joints) A joint in which the solid-dielectric joint insulation is fused and curved thermally at the job site. (PE) 404-1986s

field pattern See: radiation pattern.

field pole (rotating machinery) A structure of magnetic material on which a field coil may be mounted. *Note:* There are two types of field poles: main and commutating. *See also:* asynchronous machine; direct-current commutating machine.

(EEC/PE) [119]

field probe An electrically small field sensor or set of multiple field sensors with various electronics (for example, diodes, resistors, amplifiers, etc.). The output from a field probe cannot be theoretically determined from easily measured physical parameters.

(EMC) 1309-1996

field programmable gate array (FPGA) A device containing many circuits whose interconnections and functions are programmable by the user. *Note:* Generally larger than a field programmable logic array. *See also:* dynamically programmable logic gate. (C) 610.10-1994

field programmable logic array (FPLA) A logic array integrated circuit which can be programmed after manufacture, typically at the time of installation. *Note:* The programming is typically done by passing a high current through fusible links on the integrated circuit. *See also:* field programmable gate array; programmable logic array. (C) 610.10-1994

field protection The effect of a control function or device to prevent overheating of the field excitation winding by reducing or interrupting the excitation of the shunt field while the machine is at rest. See also: control. (IA) [60], [75]

field protective relay A relay that functions to prevent overheating of the field excitation winding by reducing or interrupting the excitation of the shunt field. *See also:* relay.

(IA) [60]

field relay (power system device function numbers) A relay that functions on a given or abnormally low value or failure of machine field current, or on an excessive value of the reactive component of armature current in an alternating-current (ac) machine indicating abnormally low field excitation.


(PE/SUB) C37.2-1979s

field-reliability test A reliability compliance or determination test made in the field where the operating and environmental conditions are recorded and the degree of control is stated.


(R) [29]

EXHIBIT T-3

PRACTICAL INTEGRATED CIRCUIT FABRICATION



Edited by: ICE Staff



INTEGRATED CIRCUIT ENGINEERING CORPORATION 15022 N. 75th Street • Scottsdale, Arizona 85260 Tel: 602-998-9780 • Telex: 165-755 ICE SCOT

INTEGRATED CIRCUIT ENGINEERING CORPORATION

Copyright © Integrated Circuit Engineering Corporation, 1984.

The information on devices or arrangements contained in this text may be covered by patents. The disclosure of any information herein does not convey any license and no liability for patent infringement arising out of the information is assumed.

The information and data contained herein have been compiled from government and non-government technical reports and from material supplied by various manufacturers and are intended to be used for reference purposes. ICE does not warrant the accuracy of this information and data. The user is further cautioned that the data contained herein may not be used in lieu of other contractually cited references and specifications.

All rights reserved. No parts of this publication may be reproduced in any form, or by any means without permission in writing from Integrated Circuit Engineering Corporation, 15022 N. 75th Street, Scottsdale, Arizona 85260.

INTEGRATED CIRCUIT ENGINEERING CORPORATION

Ultrasonic Bonding A bonding technique which utilizes ultrasonic energy and pressure to

form the bond.

Unipolar Refers to FET devices where current passes only through one type of

semiconductor material (P or N) as it flows from input to output.

Vapor Plating A vacuum process, usually less than 10⁻¹⁰ Torr (mm of Hg), where

metal(s) are vaporized through thermal agitation, then recrystallized on cooler surfaces, generally the material to be coated. Also referred to

as evaporation.

Via A path filled with conducting material between circuit layers.

VLSI Very Large-Scale Integration. ICs that contain 5,000 or more gate equi-

valents or more than 16,000 bits of memory.

Voltage Electron potential in an electrical wire or circuit. Usually expressed in

volts (V).

Wafer A thin disk of semiconducting material (usually silicon) on which many

separate chips can be fabricated and then cut into individual ICs.

Wedge Bonding See Bonding, Wedge.

Welding Joining of two or more pieces of metal by fusing them together.

Working Plates Masks printed from master plates that are used for production exposure

of wafers. As these plates are subject to wear, they must be replaced

periodically.

Yellow Room The room in which wafers are exposed to ultraviolet light in an aligner.

Fluorescent lights in the room have yellow filter tubes around them to

block unwanted ultraviolet light from that source.

Yield Yield is the ratio of the number of acceptable units to the maximum

number possible.

ZIF Socket Zero-Insertion Force Socket. A socket in which package leads are read-

ily accepted by the socket, then firmly connected through cam action.

EXHIBIT W-2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Applic	ation of:)			
Hs	u et al.)	Group Art Unit: 2871		
Serial No.: 10/921,508)	Examiner: Nguyen, Thanh Nhan		
Filed: Augus	st 19, 2004)	Confirmation No. 9818		
-	uid Crystal Display Cell and thoo for Manufacturing the Same)	TKHR Dkt: 250330-1010 Chi Mei Ref: 92268 US		

RESPONSE TO NON-FINAL OFFICE ACTION

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

Dear Sir:

The Office Action dated February 9, 2006, has been carefully considered. In response thereto, please consider the following remarks.

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims

1. (Original) A method for manufacturing a liquid crystal display cell comprising the following steps:

forming a scaling member having a main portion enclosing a display region and a protrusion part extending from the main portion wherein the sealing member is formed by the following steps:

applying a sealing material to either one of a pair of substrates from a position outside of the display region toward the display region to form the protrusion part of the sealing member; and

continuing applying the sealing material along the display region to form the main portion of the sealing member;

dispensing a liquid crystal material upon one of the pair of substrates;

superposing one of the pair of substrates upon the other one such that the liquid crystal material is enclosed by the sealing member;

curing the sealing member;

cutting the pair of substrates to obtain the liquid crystal display cell.

2. (Original) The method for manufacturing a liquid crystal display cell according to claim 1, wherein the sealing material is a radiation-curable adhesive.

- Page 4 of 36
- 3. (Original) The method for manufacturing a liquid crystal display cell according to claim 1, wherein one of the pair of substrates has a light-shielding matrix, and the sealing member is not overlapped with a vertical projected area of the light-shielding matrix.
- 4. (Original) The method for manufacturing a liquid crystal display cell according to claim 1, wherein the cutting step proceeds along a cutting line of the pair of substrates, and the cutting line is across the protrusion part of the sealing member.
- 5. (Original) A liquid crystal display cell comprising:
 - a first substrate;
 - a second substrate;
- a liquid crystal layer sandwiched between the first substrate and the second substrate; and
- a sealing member disposed between the first and second substrates for fixing the first substrate to the second substrate, wherein the sealing member has a main portion enclosing a display region and a protrusion part extending from the main portion and the sealing member is formed by the following steps:

applying a sealing material to either one of a pair of substrates from a position outside of the display region toward the display region to form the protrusion part of the sealing member; and

continuing applying the sealing material along the display region to form the main portion of the sealing member after forming the protrusion part.

- 6. (Original) The liquid crystal display cell according to claim 5, wherein the sealing material is a radiation-curable adhesive.
- 7. (Original) The liquid crystal display cell according to claim 5, wherein the first substrate has a light-shielding matrix, and the sealing member is not overlapped with a vertical projected area of the light-shielding matrix.
- 8. (Original) A liquid crystal display device including at least a backlight module and a liquid crystal display cell, wherein the liquid crystal display cell comprises:
 - a first substrate;
 - a second substrate;
- a liquid crystal layer sandwiched between the first substrate and the second substrate; and
- a sealing member disposed between the first and second substrates for fixing the first substrate to the second substrate, wherein the sealing member has a main portion enclosing a display region and a protrusion part extending from the main portion and the sealing member is formed by the following steps:
 - applying a sealing material to either one of a pair of substrates from a position outside of the display region toward the display region to form the protrusion part of the sealing member; and
 - continuing applying the sealing material along the display region to form the main portion of the sealing member after forming the protrusion part.

- 9. (Original) The liquid crystal display device according to claim 8, wherein the sealing material is a radiation-curable adhesive.
- 10. (Original) The liquid crystal display device according to claim 8, wherein the first substrate has a light-shielding matrix, and the sealing member is not overlapped with a vertical projected area of the light-shielding matrix.
- 11. (Original) A liquid crystal display cell comprising:
 - a first substrate;
 - a second substrate;
- a sealing member disposed between the first and second substrates for fixing the first substrate to the second substrate, wherein the sealing member has a main portion enclosing a display region and only a protrusion part extending from the main portion; and
- a liquid crystal layer sandwiched between the first substrate and the second substrate and formed within the display region enclosed by the main portion of the sealing member.
- 12. (Original) The liquid crystal display cell according to claim 11, wherein the main portion has at least four side walls.
- 13. (Original) The liquid crystal display cell according to claim 12, wherein the main portion is rectangular in shape.

- 14. (Original) The liquid crystal display cell according to claim 11, wherein the first substrate has a light-shielding matrix, and the sealing member is not overlapped with a vertical projected area of the light-shielding matrix.
- 15. (Original) A liquid crystal display device including at least a backlight module and a liquid crystal display cell, wherein the liquid crystal display cell comprises:
 - a first substrate;
 - a second substrate;
- a sealing member disposed between the first and second substrates for fixing the first substrate to the second substrate, wherein the sealing member has a main portion enclosing a display region and only a protrusion part extending from the main portion; and
- a liquid crystal layer sandwiched between the first substrate and the second substrate and formed within the display region enclosed by the main portion of the sealing member.
- 16. (Original) The liquid crystal display device according to claim 15, wherein the first substrate has a light-shielding matrix, and the sealing member is not overlapped with a vertical projected area of the light-shielding matrix.
- 17. (Original) The liquid crystal display device according to claim 15, wherein the main portion has at least four side walls.
- 18. (Original) The liquid crystal display device according to claim 17, wherein the main portion is rectangular in shape.

REMARKS

This is a full and timely response to the outstanding non-final Office Action mailed February 9, 2006. Through this response, claims 1-18 remain pending. For at least the following reasons, reconsideration and allowance of the application and pending claims are respectfully requested.

1. Claim Rejections - 35 U.S.C. § 102(e)

Statement of the Rejection

Claims 1, 4, 5, 11-13 have been rejected under 35 U.S.C. § 102(e) as being allegedly anticipated by Choo et al. ("Choo," U.S. Pat. No. 6,822,725). Applicants respectfully traverse this rejection.

В. Discussion of the Rejection

It is axiomatic that "[a]nticipation requires the disclosure in a single prior art reference of each element of the claim under consideration." W. L. Gore & Associates, Inc. v. Garlock, Inc., 721 F.2d 1540, 1554, 220 USPQ 303, 313 (Fed. Cir. 1983). Therefore, every claimed feature of the claimed invention must be represented in the applied reference to constitute a proper rejection under 35 U.S.C. § 102(e).

In the present case, not every feature of the claimed invention is represented in the Choo reference. Applicants discuss the Choo reference and Applicants' claims in the following. Claim 1 recites:

1. A method for manufacturing a liquid crystal display cell comprising the following steps:

Page 9 of 36

forming a sealing member having a main portion enclosing a display region and a protrusion part extending from the main portion wherein the sealing member is formed by the following steps:

Document 385-9

applying a sealing material to either one of a pair of substrates from a position outside of the display region toward the display region to form the protrusion part of the sealing member; and

continuing applying the sealing material along the display region to form the main portion of the sealing member;

dispensing a liquid crystal material upon one of the pair of substrates; superposing one of the pair of substrates upon the other one such that the liquid crystal material is enclosed by the sealing member;

curing the sealing member;

cutting the pair of substrates to obtain the liquid crystal display cell.

(Emphasis Added).

The Office Action alleges that Choo discloses forming a sealing member having a main portion enclosing a display region by pointing to reference numeral 36 of FIG. 6 of the Choo reference. Applicants respectfully submit that the reference does not disclose forming a sealing member enclosing a display region. As can be seen with reference to FIG. 6 of Choo, the depicted seal line forms a liquid crystal introducing inlet 37, and clearly does not enclose the display region of the depicted LCD module. Quite the opposite, the depicted LCD module is explicitly shown with a liquid crystal introducing inlet 37 that provides an opening into the display region of the LCD module. See Choo, col. 6, lines 61-67.

In contrast to the cited reference, the claimed invention, as highlighted above in independent claim 1, discloses forming a sealing member that encloses a display region of a liquid crystal display cell. This feature is further depicted in FIG. 4 of the present application, where it should be appreciated that the sealing member 110 has a main portion 110a enclosing the display region 122 and a protrusion part 110b extending from the main portion 110a wherein the liquid crystal layer 106 is formed within the display region 122 enclosed by the main portion 110a. The Specification, pg. 5, lines 1-7.

Further, in contrast to the claimed invention, the cited Choo reference pertains to a process of fabricating LCD panels relying on injection of liquid crystal material into a liquid crystal introducing inlet 37, and not to the more advanced one drop fill (ODF) method discussed in the instant application. The ODF fabrication method does not rely on the injection of liquid crystal material through a liquid crystal introducing inlet, which may require forming a sealing member that does not enclose the display region of an LCD cell. As noted above, the claimed invention discloses forming a sealing member having a main portion enclosing a display region.

Accordingly, Applicants submit that for at least the above discussed reasons, indepenent claim 1 is allowable over the Choo reference because the cited reference does not disclose, teach or suggest all elements of the claimed invention. Because independent claim 1 is allowable over Choo, dependent claims 2-4 are allowable as a matter of law for at least the reason that the dependent claims 2-4 contain all elements of their respective base claim. See, e.g., In re Fine, 837 F.2d 1071 (Fed. Cir. 1988).

With regard to independent claim 5, Applicants submit that claim is allowable for at least the reasons discussed above in reference to independent claim 1. Claim 5 recites:

- 5. A liquid crystal display cell comprising:
 - a first substrate;
 - a second substrate;
- a liquid crystal layer sandwiched between the first substrate and the second substrate; and
- a sealing member disposed between the first and second substrates for fixing the first substrate to the second substrate, wherein the sealing member has a main portion enclosing a display region and a protrusion part extending from the main portion and the sealing member is formed by the following steps:

applying a sealing material to either one of a pair of substrates from a position outside of the display region toward the display region to form the protrusion part of the sealing member; and

continuing applying the sealing material along the display region to form the main portion of the sealing member after forming the protrusion part.

(Emphasis added). As noted above in reference to independent claim 1, the cited reference does not disclose, teach or suggest at least the above highlighted elements of independent claim 5. Accordingly, Applicants respectfully submit that independent claim 5 is allowable over Choo. Further, Applicants submit that dependent claims 6-7 are allowable as a matter of law for at least the reason that the dependent claims 6-7 contain all elements of their respective base claim. See, e.g., In re Fine, 837 F.2d 1071 (Fed. Cir. 1988).

With regard to independent claim 11, Applicants submit that claim is allowable for at least the reasons discussed above in reference to independent claim 1. Claim 11 recites:

- 11. A liquid crystal display cell comprising:
 - a first substrate;
 - a second substrate;
- a sealing member disposed between the first and second substrates for fixing the first substrate to the second substrate, wherein the sealing member has a main portion enclosing a display region and only a protrusion part extending from the main portion; and
- a liquid crystal layer sandwiched between the first substrate and the second substrate and formed within the display region enclosed by the main portion of the sealing member.

(Emphasis added). As noted above in reference to independent claim 1, the cited reference does not disclose, teach or suggest at least the above highlighted elements of independent claim 11. Accordingly, Applicants respectfully submit that independent claim 11 is allowable over Choo. Further, Applicants submit that dependent claims 12-14 are allowable as a matter of law for at least the reason that the dependent claims 12-14 contain all elements of their respective base claim. See, e.g., In re Fine, 837 F.2d 1071 (Fed. Cir. 1988).

Due to the shortcomings of the *Choo* reference described in the foregoing, Applicants respectfully assert that *Choo* does not anticipate Applicants' claims. Therefore, Applicants respectfully request that the rejection of these claims be withdrawn.

II. Claim Rejections - 35 U.S.C. § 103(a)

A. Rejection of Claims

Claims 2, 3, 6, 7 and 14 have been rejected under 35 U.S.C. § 103(a) as allegedly unpatentable over *Choo* in view of *Admission* ("*Prior Art*"). Claims 8-10 and 15-18 have been rejected under 35 U.S.C. § 103(a) as allegedly unpatentable over *Choo* in view of *Admission* and further in view of *Suzuki*, "U.S. Pub. No. 2002/0012094). Applicants respectfully traverse this rejection.

B. Discussion of the Rejection

With regard to dependent claims 2, 3, 6, 7, and 14, Applicants submit that these claims are allowable as a matter of law because they contain all limitations of their respective allowable base claims, as noted above.

As has been acknowledged by the Court of Appeals for the Federal Circuit, the U.S. Patent and Trademark Office ("USPTO") has the burden under section 103 to establish a *prima facie* case of obviousness by showing some objective teaching in the prior art or generally available knowledge of one of ordinary skill in the art that would lead that individual to the claimed invention. *See In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596, 1598 (Fed. Cir. 1988). The Manual of Patent Examining Procedure (MPEP) section 2143 discusses the requirements of a *prima facie* case for obviousness. That section provides as follows:

To establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teaching. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or

references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the claimed combination and reasonable expectation of success must be found in the prior art, and not based on applicant's disclosure.

In the present case, the *Choo* in view of *Suzuki* fails to disclose, teach or suggest all elements of the claimed invention. In particular, claim 8 recites:

- 8. A liquid crystal display device including at least a backlight module and a liquid crystal display cell, wherein the liquid crystal display cell comprises:
 - a first substrate;
 - a second substrate;
 - a liquid crystal layer sandwiched between the first substrate and the second substrate; and
 - a sealing member disposed between the first and second substrates for fixing the first substrate to the second substrate, wherein the sealing member has a main portion enclosing a display region and a protrusion part extending from the main portion and the sealing member is formed by the following steps:
 - applying a sealing material to either one of a pair of substrates from a position outside of the display region toward the display region to form the protrusion part of the sealing member; and

continuing applying the sealing material along the display region to form the main portion of the sealing member after forming the protrusion part.

(Emphasis added). As noted above in reference to independent claim 1, the cited reference does not disclose, teach or suggest at least the above highlighted elements of independent claim 8. Accordingly, Applicants respectfully submit that independent claim 8 is allowable over Choo in view of Suzuki. Further, Applicants submit that dependent claims 9-10 are allowable as a matter of law for at least the reason that the dependent claims 9-10 contain all elements of their respective base claim. See, e.g., In re Fine, 837 F.2d 1071 (Fed. Cir. 1988).

Claim 15 recites:

- 15. A liquid crystal display device including at least a backlight module and a liquid crystal display cell, wherein the liquid crystal display cell comprises:
 - a first substrate;
 - a second substrate;

a sealing member disposed between the first and second substrates for fixing the first substrate to the second substrate, wherein the sealing member has a main portion enclosing a display region and only a protrusion part extending from the main portion; and

a liquid crystal layer sandwiched between the first substrate and the second substrate and formed within the display region enclosed by the main portion of the sealing member.

(Emphasis added). As noted above in reference to independent claim 1, the cited reference does not disclose, teach or suggest at least the above highlighted elements of independent claim 15. Accordingly, Applicants respectfully submit that independent claim 15 is allowable over Choo in view of Suzuki. Further, Applicants submit that dependent claims 16-18 are allowable as a matter of law for at least the reason that the dependent claims 16-18 contain all elements of their respective base claim. See, e.g., In re Fine, 837 F.2d 1071 (Fed. Cir. 1988).

In summary, it is Applicants' position that a *prima facie* for obviousness has not been made against Applicants' claims. Therefore, it is respectfully submitted that each of these claims is patentable over the cited references and that the rejection of these claims should be withdrawn.

As a separate and independent basis for the patentability of the claims rejected under 35 U.S.C. §103(a), Applicants respectfully traverse the rejections as failing to identify a proper basis for combining the cited references. In combining these references, the Office Action failed to allege ANY motivation for combining the cited reference with Applicants' admitted prior art. Consequently, this embodies a legally rejection, in view of well-established Federal Circuit precedent.

It is well-settled law that in order to properly support an obviousness rejection under 35 U.S.C. § 103, there must have been some teaching in the prior art to suggest to one skilled in the art that the claimed invention would have been obvious. W. L. Gore & Associates, Inc. v. Garlock

Thomas, Inc., 721 F.2d 1540, 1551 (Fed. Cir. 1983). More significantly,

"The consistent criteria for determination of obviousness is whether the prior art would have suggested to one of ordinary skill in the art that this [invention] should be carried out and would have a reasonable likelihood of success, viewed in light of the prior art. ..." Both the suggestion and the expectation of success must be founded in the prior art, not in the applicant's disclosure... In determining whether such a suggestion can fairly be gleaned from the prior art, the full field of the invention must be considered; for the person of ordinary skill in the art is charged with knowledge of the entire body of technological literature, including that which might lead away from the claimed invention."

(Emphasis added.) In re Dow Chemical Company, 837 F.2d 469, 473 (Fed. Cir. 1988).

In this regard, Applicants note that there must not only be a suggestion to combine the functional or operational aspects of the combined references, but that the Federal Circuit also requires the prior art to suggest both the combination of elements and the structure resulting from the combination. Stiftung v. Renishaw PLC, 945 Fed.2d 1173 (Fed. Cir. 1991). Therefore, in order to sustain an obviousness rejection based upon a combination of any two or more prior art references, the prior art must properly suggest the desirability of combining the particular elements to derive a liquid crystal display cell, as claimed by the Applicants.

When an obviousness determination is based on multiple prior art references, there must be a showing of some "teaching, suggestion, or reason" to combine the references. Gambro Lundia AB v. Baxter Healthcare Corp., 110 F.3d 1573, 1579, 42 USPQ2d 1378, 1383 (Fed. Cir. 1997) (also noting that the "absence of such a suggestion to combine is dispositive in an obviousness determination").

Evidence of a suggestion, teaching, or motivation to combine prior art references may flow, inter alia, from the references themselves, the knowledge of one of ordinary skill in the art, or from the nature of the problem to be solved. See In re Dembiczak, 175 F.3d 994, 1000, 50

USPQ2d 1614, 1617 (Fed. Cir. 1999). Although a reference need not expressly teach that the disclosure contained therein should be combined with another, the showing of combinability, in whatever form, must nevertheless be "clear and particular." <u>Dembiczak</u>, 175 F.3d at 999, 50 USPQ2d at 1617.

If there was no motivation or suggestion to combine selective teachings from multiple prior art references, one of ordinary skill in the art would not have viewed the present invention as obvious. See In re Dance, 160 F.3d 1339, 1343, 48 USPQ2d 1635, 1637 (Fed. Cir. 1998); Gambro Lundia AB, 110 F.3d at 1579, 42 USPQ2d at 1383 ("The absence of such a suggestion to combine is dispositive in an obviousness determination.").

Significantly, where there is no apparent disadvantage present in a particular prior art reference, then generally there can be no motivation to combine the teaching of another reference with the particular prior art reference. Winner Int'l Royalty Corp. v. Wang, No 98-1553 (Fed. Cir. January 27, 2000).

For at least the additional reason that the Office Action failed to identify proper motivations or suggestions for combining the various references to properly support the rejections under 35 U.S.C. § 103, those rejections should be withdrawn.

CONCLUSION

It is not believed that any fees are required, beyond those which may otherwise be provided for in the documents accompanying this paper. However, in the event that additional fees are necessary, such fees are hereby authorized to be charged to Deposit Account No. 20-0778.

Respectfully submitted,

Daniel R. McClure Reg. No. 38,962

THOMAS, KAYDEN, HORSTEMEYER & RISLEY, L.L.P.

100 Galleria Pkwy, NW Suite 1750 Atlanta, GA 30339 (770) 933-9500

EXHIBIT W-3

US006822725B2

(12) United States Patent

Choo et al.

(10) Patent No.: US 6,822,725 B2

(45) **Date of Patent:** Nov. 23, 2004

(54) LIQUID CRYSTAL DISPLAY SUBSTRATES INTEGRATED BY SEALANT FORMED INSIDE CUTTING LINES

(75) Inventors: Dae-ho Choo, Suwon (KR); Byeong-ill Kim, Seoul (KR); Sung-uk Jung, Seoul (KR); Woo-shik Lee, Seoul (KR); Bum-soo Kim, Suwon (KR)

(73) Assignee: Samsung Electronics Co., Ltd., Suwon (KR)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 10/461,412

(22) Filed: Jun. 16, 2003

(65) Prior Publication Data

US 2003/0206266 A1 Nov. 6, 2003

Related U.S. Application Data

(60) Continuation of application No. 09/920,799, filed on Aug. 3, 2001, now Pat. No. 6,580,489, which is a division of application No. 09/231,109, filed on Jan. 14, 1999, now Pat. No. 6,297,869.

(30) Foreign Application Priority Data

Dec. 4, 1998	(KR)	 1998-53540
Dec. 4, 1998	(KR)	 1998-53543
Dec. 4, 1998	(KR)	 1998-53548

- (51) **Int. Cl.**⁷ **G02F** 1/13; G02F 1/1339
- (52) **U.S. Cl.** **349/187**; 349/153; 349/190

(56) References Cited

U.S. PATENT DOCUMENTS

4,455,185	Α	*	6/1984	Sasaki et al 156/250
5,138,131	Α		8/1992	Nishikawa et al 219/121.67
5,477,361	Α	*	12/1995	Yanagi 349/153
5,622,540	Α		4/1997	Stevens 219/121.6
5,625,476	Α	*	4/1997	Kim 349/149
5,724,110	Α	*	3/1998	Majima 349/86
5,760,855	Α		6/1998	Nakase et al 349/149
5,805,246	Α		9/1998	Lee et al 349/150
5,851,411	Α		12/1998	An et al 216/23
5,946,070	Α	*	8/1999	Kohama et al 349/156
6,086,443	Α		7/2000	Shin et al 349/189
6,122,033	Α		9/2000	Mathew et al 277/628
6,130,401	Α		10/2000	Yoo et al 219/121.6
6,271,907	B1	*	8/2001	Masaki et al 349/189
6,317,186	B1	帥	11/2001	Miwa et al 349/153

FOREIGN PATENT DOCUMENTS

JP	3-200221	*	9/1991
JP	5-188387	*	7/1993
IP	10/256042		9/1998


^{*} cited by examiner

Primary Examiner—Tarifur R. Chowdhury (74) Attorney, Agent, or Firm—McGuireWoods LLP

(57) ABSTRACT

Disclosed is a liquid crystal display panel capable of being cut by a laser light. The liquid crystal display panel according to the present invention includes a substrate having a buffer layer between a conducting layer and an inner surface of the substrate, in which the buffer layer is disposed along a cutting line and spreads a crack and edges of the conducting layer is positioned in a region defined by the cutting line. Further, a method for manufacturing the liquid crystal display panel is disclosed, in which the liquid crystal display panel is machined by a laser cutter and a laser grinder.

13 Claims, 11 Drawing Sheets




U.S. Patent

Nov. 23, 2004

Sheet 1 of 11

US 6,822,725 B2

FIG. 1 (PRIOR ART)




U.S. Patent

Nov. 23, 2004

Sheet 2 of 11

US 6,822,725 B2

FIG. 2 (PRIOR ART)



U.S. Patent Nov. 23, 2004 Sheet 3 of 11 US 6,822,725 B2

FIG. 3 (PRIOR ART)





FIG. 4 (PRIOR ART)



U.S. Patent

Nov. 23, 2004

Sheet 4 of 11

US 6,822,725 B2

FIG. 5A (PRIOR ART)






FIG. 5B (PRIOR ART)




U.S. Patent Nov. 23, 2004 Sheet 5 of 11 US 6,822,725 B2

FIG. 6




U.S. Patent Nov. 23, 2004 Sheet 6 of 11 US 6,822,725 B2

FIG. 7



U.S. Patent Nov. 23, 2004 Sheet 7 of 11 US 6,822,725 B2

FIG. 8



U.S. Patent

Nov. 23, 2004

Sheet 8 of 11

US 6,822,725 B2




FIG. 11 117 118b 122a 114 -118a 116 -112 122b

Nov. 23, 2004

Sheet 9 of 11

US 6,822,725 B2

FIG. 12





FIG. 13



U.S. Patent Nov. 23, 2004 Sheet 10 of 11 US 6,822,725 B2

FIG. 14





FIG. 15



U.S. Patent Nov. 23, 2004 Sheet 11 of 11 US 6,822,725 B2

FIG. 16





FIG. 17



1

LIQUID CRYSTAL DISPLAY SUBSTRATES INTEGRATED BY SEALANT FORMED INSIDE CUTTING LINES

CROSS REFERENCE TO RELATED APPLICATIONS

This application is continuation of U.S. patent application Ser. No. 09/920,799 filed on Aug. 3, 2001, which has now become U.S. Pat. No. 6,580,489, which is a divisional of the U.S. patent application Ser. No. 09/231,109 filed on Jan. 14, 10 substrates to an assembling stage. 1999, which has now become U.S. Pat. No. 6,297,869.

grinding a cut surface of the substrates of attaching the polarizing plates integrated substrates, and a step substrates to an assembling stage. Regarding methods of manufacture of the substrates of attaching the polarizing plates integrated substrates, and a step substrates of the substrates of attaching the polarizing plates integrated substrates, and a step substrates of the substrates of the substrates of attaching the polarizing plates integrated substrates, and a step substrates of the substrates of attaching the polarizing plates integrated substrates, and a step substrates of the subs

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a liquid crystal display 15 panel, and more particularly to a structure of an upper and lower substrates of the liquid crystal display panel which is cut into an unit panel before a liquid crystal is introduced between the upper and lower substrates integrated with each other. Further, the present invention relates to a manufacturing the liquid crystal display panel which is capable of being cut by a laser light.

2. Description of the Prior Art

Recently, a liquid crystal display (hereinafter, referred to as a LCD) module is widely used as a display unit instead of a cathode ray tube, because of its small size, light weight, and low consumption of power. The LCD module is a plan display unit using a liquid crystal as a light shutter transmitting and screening a transmission of the light, according to the electric signal.

A thin film transistor LCD module (hereinafter, referred to as TFT LCD module) is provided with a TFT substrate, a color filter substrate, and a liquid crystal introduced between the TFT substrate and the color filter substrate. The TFT substrate and the color filter substrate are made of two parent glass substrates which are respectively divided into six LCD panels.

The parent glass substrate which is used for the TFT substrate has a plurality of gate lines, a plurality of data lines which are respectively intersected with each gate line, TFT devices respectively formed at each intersection of the gate lines and the data lines, and pixel electrodes.

Another parent glass substrate which is used for the color filter substrate includes color filter layers respectively having red, green, and blue, a black matrix, and corresponding electrodes. The black matrix prevents a mixture of light in the color filter layers and keeps the thin film transistors from operating in an off-state.

The TFT substrate and the color filter substrate as constructed above are arranged, assembled together and cut along a cutting line into a plurality of the LCD panels before the liquid crystal is introduced between the substrates.

FIGS. 1 and 2 are views showing processes of cutting the integrated substrate by using a diamond scriber and attaching a polarizing plate to the substrate.

Referring to FIG. 1, a method of manufacturing an LCD panel according to the conventional art includes a step ST1 of integrating substrates, a step ST2 of cutting the integrated parent substrates using the diamond scriber, a step ST3 of 60 filling the liquid crystal between the integrated substrates, a step ST4 of sealing a liquid crystal introducing inlet of the integrated substrates, a step ST5 of attaching the polarizing plates to outer surfaces of the integrated substrates, a step ST6 of grinding a cut surface of the substrates using a 65 grinder, and a step ST7 of transferring the substrates to an assembling stage.

2

Referring to FIG. 2, a method of manufacturing an LCD panel according to another conventional art includes a step of cutting the integrated parent substrates using a diamond scriber, a step of filling the liquid crystal between the integrated substrates, a step of sealing a liquid crystal introducing inlet of the integrated substrates, a step of grinding a cut surface of the substrates using a grinder, a step of attaching the polarizing plates to outer surfaces of the integrated substrates, and a step ST7 of transferring the substrates to an assembling stage.

Regarding methods of manufacturing the LCD panel according to the conventional art, at the grinding step, one of the integrated substrates is cut along cutting lines C1, C2 and G1, and then has been grinded at a predetermined angle at the corner of cut surfaces thereof, as shown in FIGS. 3 and 4. In FIGS. 3 and 4, a reference numeral 14 denotes a short bar connecting gate lines 12 with each other and a reference numeral 16 indicates a short bar connecting data lines with each other. The short bars 14 and 16 discharge the static electricity generated while cutting the substrates.

The grinding step removes glass chips remaining at edges of the substrates from the substrates, prevents damage to a printed circuit board attached to a pad and protects the gate line, the data lines and the panel from cracking.

According to the method referred in FIG. 1, the glass chips around the edges of the substrates generated during the cutting step cause defects in attaching the polarizing plates to the substrates. The defect in the attachment of the polarizing plates forces the polarizing plates to be re-attached, which increases a manufacturing cost.

The method in which the substrate is ground before attaching the polarizing plates as referred in FIG. 2 may remarkably reduce defects in the polarizing plate attachment. However, the removal of the short bar 14 from the substrates cut along the cutting line G1 as shown in FIGS. 3 and 4, causes malfunction of the panel's TFTs due to the static charges due to a friction during the grinding step.

Referring to FIG. 3 again, the cutting of the parent substrate using the laser light starts at an outer surface of the substrate. The parent glass substrate can be cut along the cutting lines, but the interconnection lines 12 formed on an inner surface of the substrate are occasionally not cut. As shown in FIGS. 5a and 5b, even though the parent glass substrate 10 is exactly cut along the cutting lines C1 and C2, the crack generated in the parent glass substrate 10 may not be transferred to the interconnection lines 12 disposed on the inner surface of the substrate and the interconnection lines 12 are not exactly cut.

It is considered that the cutting problems are caused by the ductility and heat expansion difference of metals used for the interconnection lines.

Sealant is coated on the inner surface of one substrate in order to integrate the substrates together.

FIG. 6 is a view showing the sealant coated on the substrate, the liquid crystal introducing inlet 37, and the cutting line 39a on the substrate according to the present invention. Reference numerals 38a, 38b, 39a, and 39b respectively denote the cutting line and reference numeral 34 indicates the black matrix.

Referring to FIG. 6, a seal line formed on the substrate, except for the liquid crystal introducing inlet is not overlapped with the cutting line. However, a part of the seal line forming the liquid crystal introducing inlet extends across the cutting line 39a. Therefore, since the cutting line 39a near the liquid crystal introducing inlet 37 is cut under a cutting condition different from another cutting lines, it is

3

difficult to cut the integrated substrate into a plurality of panels by laser. Thus, different cutting conditions for the portion near the liquid crystal introducing inlet and for the rest of the substrate have to be set up, which complicates the cutting process.

As shown in FIG. 12, in the case that the cutting line 39a extends across a neck portion of the liquid crystal introducing inlet 37, there is a problem in that when the sealant 56 is supplied to close the liquid crystal introducing inlet 37, air is introduced through the liquid crystal introducing inlet 37 into a liquid crystal layer between the integrated substrate

SUMMARY OF THE INVENTION

The present invention has been made to overcome the above described problems of the prior art.

It is an object of the present invention to provide a substrate for a liquid crystal display panel, in which glass chips are prevented from being created during a cutting of $_{20}$ the substrate.

It is another object of the present invention to provide a liquid crystal display panel of which substrates are grinded without generating static charges.

It is still an object of the present invention to provide a ²⁵ method of manufacturing a liquid crystal display panel capable of being cut by a laser light, in which a conducting layer formed in an inner surface of a substrate can be prevented from being cut during the cutting of the substrate.

It is still further an object of the present invention to provide a method of manufacturing a liquid crystal display panel capable of being cut by a laser light, in which air can be prevented from being introduced through a liquid crystal inlet between the substrates of the panel at a step of sealing the liquid crystal inlet.

To accomplish the above object of the present invention, according to an aspect of the present invention, there is provided a method of manufacturing a liquid crystal display panel capable of being cut by laser, comprising the steps of:

emitting a laser light to cut a substrate along a cutting line indicated on the substrate; and

attaching a polarizing plate to an outer surface of the substrate.

The method of manufacturing a liquid crystal display 45 panel capable of being cut by laser further comprising a step of grinding edges of a cut surface of the substrate after the step of attaching the polarizing plate to the outer surface of the substrate.

The step of grinding the edges of the cut surface of the $_{50}$ substrate may be performed after the step of attaching the polarizing plate to the outer surface of the substrate.

The laser light focused on the substrate has an ellipse shape, of which an apsis line is parallel to the cutting line and a minor line is normal to the cutting line. Therefore, the 55 grinding using the laser light can be omitted.

A parent substrate for the liquid crystal display panel according to the present invention includes a short bar thereon connecting the wire with the others and has the first and second cutting lines which is spaced at a predetermined distance from and parallel to both side of the short bar.

According to another aspect of the present invention, there is provided a method of manufacturing a liquid crystal display panel capable of being cut by laser, comprising the steps of:

cutting a panel along a cutting line using laser, the panel being formed in such a manner that a first transparent 4

Filed 08/12/2008

insulated substrate having a thin film transistor and wires and pixel electrodes connected with the thin film transistor on an inner surface thereof is integrated to face a second transparent insulated substrate having a color filter layer and electrodes on an inner surface thereof;

introducing liquid crystal in a space between the first and second transparent substrates and sealing an inlet for introducing the liquid crystal;

grinding edges of the first and second cut substrates using laser; and

attaching polarizing plates to each of outer surfaces of the first and second substrates.

According to still another aspect of the present invention, there is provided a liquid crystal display panel capable of being cut by laser, comprising:

- a first transparent insulated substrate having a thin film transistor and wires and pixel electrodes connected with the thin film transistor on an inner surface thereof, ends of the wires are positioned at a predetermined position near a cutting line on the first transparent insulated substrate;
- a second transparent insulated substrate having a color filtering layer and electrodes corresponding to the pixel electrodes on an inner surface thereof; and
- sealant which is disposed along edges of one of the first and second substrates to form an inlet for introducing the liquid crystal in a place in order that the first transparent insulated substrate is integrated with the second transparent insulated substrate,

wherein the panel is cut along the cutting line.

According to still further aspect of the present intention, there is provided a substrate capable of being cut by laser 35 comprising:

- a substrate having an inner surface and an outer surface with a cutting line;
- a conducting layer which is deposited on the inner surface along a cutting line of the inner surface corresponding to the cutting line on the outer surface of the substrate; and
- a buffer layer which is disposed along the cutting line between the inner surface and the conducting layer of the substrate,
- wherein the substrate and the buffer layer are separately cut by laser having different wavelength and the buffer layer is cracked by the conducting layer.

According to still further aspect of the present invention, there is provided a liquid crystal display panel capable of being cut by laser comprising:

- a first transparent insulating substrate including thin film transistors formed on an inner surface and a wire connected with the thin film transistors and pixel electrodes;
- a second transparent insulating substrate having an inner surface corresponding to the first transparent insulating substrate, a color filter layer formed on the inner surface, a black matrix and corresponding electrodes; and
- a buffer layer which is disposed between the conducting layer and the inner surface and diffuses a crack generated therein to the conducting layer vertically,
- wherein one of the first and second substrate has a cutting line on an outer surface thereof and the first and second substrates and the buffer layer are respectively cut by laser having a different wavelength.

-

The first and second transparent insulating substrates is made of a parent glass substrate which has an area corresponding to a sum of areas of the first and second substrates.

The buffer layer is formed on the inner surface of one of the first and second substrates along a cutting line corresponding to the cutting line formed on the outer surface of one of the first and second substrates, with a predetermined width.

The buffer layer is formed on the inner surfaces of the first and second transparent insulating substrates along cutting 10 lines corresponding to the cutting line on the outer surface, with a predetermined width.

BRIEF DESCRIPTION OF THE DRAWINGS

The above objects and other advantages of the present invention will become more apparent by describing in detail the preferred embodiment thereof with reference to the attached drawings, in which:

- FIGS. 1 and 2 respectively are flow charts showing a process of manufacturing a liquid crystal display panel 20 according to the conventional art;
- FIG. 3 is a schematic plan view of a thin film transistor substrate of the liquid crystal display panel according to the conventional art;
- FIG. 4 is a detailed view of the thin film transistor 25 substrate, marked in a circle A in FIG. 3;
- FIGS. 5a and 5b are partially sectional views of the thin film transistor substrate, in which FIG. 5a is a sectional view of the thin film transistor substrate, taken along a line C1 and FIG. 5b is a sectional view of the thin film transistor ³⁰ substrate, taken along a line C2 in FIG. 3;
- FIG. 6 is a plan view of a liquid crystal display panel according to an embodiment of the present invention;
- FIGS. 7 and 8 are flow charts showing a process of manufacturing the liquid crystal display panel according to ³⁵ the embodiment of the present invention;
- FIG. 9 is a partially sectional view of a corner of the substrate for the liquid crystal display panel according to the present invention, in which the corner of the substrate is grinded;
- FIG. 10 is a schematic plan view of a liquid crystal display panel according to another embodiment of the present invention;
- FIG. 11 is a schematic plan view of a liquid crystal display panel according to still another embodiment of the present invention;
- FIG. 12 is an enlarged view of a portion marked in a circle A in FIG. 6;
- FIG. 13 is an enlarged view of a portion marked in a circle 50 B in FIG. 11;
- FIG. 14 is a partial sectional view of a substrate to be cut according to still another embodiment of the present invention:
- FIG. **15** is a perspective view of a color filter substrate to 55 be cut according to still another embodiment of the present invention;
- FIG. 16 is a perspective view of a thin film transistor substrate to be cut according to still another embodiment of the present invention; and
- FIG. 17 is a schematic perspective view of a laser cutter for cutting substrates in FIGS. 14 to 16.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Hereinafter, a method of manufacturing a liquid crystal display panel capable of being cut by a laser light and a 6

substrate for the liquid crystal display panel according to the present invention will be described in detail with reference to accompanying drawings.

Embodiment 1

FIGS. 7 and 8 are flow charts showing a process of manufacturing a liquid crystal display panel according to the embodiment of the present invention.

Referring to FIG. 7, an integrated substrate is provided at a step ST71. The integrated substrate is comprised of a parent glass substrate for a thin film transistor substrate (hereinafter, referred to as TFT substrate) having an area corresponding to an area of at least one panel and a parent glass substrate for a color filer.

The parent glass substrate for the TFT substrate includes a plurality of gate lines, a plurality of data lines formed to intersect with the gate lines, thin film transistors and pixel electrodes formed at a point that the data lines intersects with the gate lines.

The parent glass substrate also has short bars 14 disposed at each end of interconnection lines to be normal to the interconnection lines, connecting the interconnection lines with each other to prevent static charges from damaging TFTs on the panel while cutting, as shown in FIGS. 3 and 4. Cutting lines C1 and C2 locates parallel to and apart from the short bar 14 at a predetermined distance.

The parent glass substrate for the color filter substrate has formed thereon color filter layers respectively provided with red, green, and blue, a black matrix, and corresponding electrodes. The black matrix prevents lights of the color filter layers from being mixed and also prevents the TFTs from operating in an off line state.

The integrated substrate is cut along the cutting line by laser, at step ST72. The integrated substrates are cut by laser light one substrate and then the other substrate. The selected substrate is cut from the outer surface to the inner surface.

The substrate has a smooth cut surface, unlike a surface of the substrate cut by a diamond blade. Further, glass chips are not generated while grinding the substrate. Accordingly, it is possible to minimize errors due to the glass chips when attaching the polarizing plate to the outer surface of the substrate. The interconnection lines are cut sometimes because the glass chips press the interconnection lines during a process of TCP bonding. However, few glass chips generated while cutting the substrate prevent the interconnection lines from being cut during the process of TCP bonding. A corner of the outer surface where the cutting operation starts is a portion where a stress is concentrated. Therefore, the corner of the outer surface on the substrate is vulnerable to crack even by a small impact. Cutting substrates by laser does not concentrate the stress on the corner of the substrate, which improves a resistance to impact.

After cutting the substrate completely, the liquid crystal is filled between the TFT substrate and the color filter substrate, at step ST73. Then, a liquid crystal introducing inlet is sealed at step ST74.

Next, polarizing plates are respectively attached to each outer surface of the TFT substrate and the color filter substrate, at step ST75.

After attaching the polarizing plates, the edges of the substrate is ground by laser, at step ST76. The grinding by laser prevents static charges from generated due to a friction on the substrate, which protects the thin film transistors formed on the inner surface of the TFT substrate from damages by the static charges.

After grinding, the liquid crystal display panel (hereinafter, referred to as LCD panel) is carried to an assembly line in order to be assembled with other element.

7

In the process of attaching the polarizing plate to the outer surface of the substrates according to the embodiment of the present invention, the polarizing plates are attached to each outer surface of the integrated substrates in a light transmitting type LCD panel, but the polarizing plate is attached to only one outer surface of the integrated substrate in a light reflecting type LCD panel.

On the other hand, in the above-described embodiment, after attaching the polarizing plate, the substrate is ground. However, the substrate can be ground before attaching the 10 polarizing plate.

As shown in FIG. 8, it is possible to perform the process of cutting the substrate along the cutting lines by using the laser light at step ST82, the process of filling the integrated substrates with the liquid crystal at step ST83, the process of 15 sealing the liquid crystal introducing inlet at step ST84, the process of grinding the corner of the substrate at step ST85, and the process of attaching the polarizing plates to the substrates in sequence.

FIG. 9 is a sectional view of the cut surface 92 and the 20 ground surface 94 of the substrate 90 which is cut according to the present invention. The surface 94 is ground to be round.

In the first embodiment of the present invention, both the cutting process and the grinding process are performed by 25 laser. While the process of cutting the substrate is performed by using the laser light, however, by aligning laser focused on the outer surface of the substrate, of which an apsis is parallel and a minor axis is normal to the cutting line, the process of grinding the corner on the cut surface of the 30 substrate can be omitted. Since the laser light with an ellipse shape round the edges of the cut surface, the grinding process is not required. In addition, the use of the laser light having the ellipse shape prevents the generation of glass chips on the inner surface of the substrate. Therefore, while 35 connecting the end of a tape carrier package to the interconnection lines of the inner surface of the TFT substrate, the interconnection lines do not suffer from opening defect due to the glass chips.

According to the first embodiment, by eliminating glass 40 chips that may generate during the cutting process, the defects in polarizing plate attachments and the short-cut problems of the interconnection lines while bonding the tape carrier package can be reduced. Further, since the laser grinding of the surface does not generate static charges, the 45 thin film transistor can be safe from the damage by static charges.

Embodiment 2

The use of laser proposed in the first embodiment is effective for cutting the substrate. However, the use of laser 50 according to the first embodiment is less effective for cutting the interconnection lines formed in the inner surface of the substrate. Therefore, it is required to provide a panel of which interconnection lines can be cut smoothly while cutting integrated substrates or single substrates.

FIG. 10 is a schematic plan view showing a relation of the interconnection lines 106 and the cutting lines 108 on the integrated substrate for the LCD panel according to the second embodiment of the present invention. In FIG. 10, a reference numeral 104 denotes a black matrix having a 60 square shape. The black matrix 104 is formed on one of the integrated substrates, for example on the color filter substrate, on which sealant is disposed to attach the substrates 102 together.

In FIG. 10, the interconnection lines 106, for example the 65 data lines, adjacent to the cutting line 108 have ends spaced apart at a predetermined distance, for example about 1 mm,

8

from the cutting line 108. The interconnection lines, for example the gate lines, adjacent to the cutting line 109 also have ends spaced apart at a predetermined distance from the cutting lines 109.

Accordingly, even if the integrated substrates 102 are cut by using the laser light or the diamond cutter along the cutting lines 108 and 109 thereon, cutting defects as shown in FIGS. 5A and 5B may not occur in the substrates 102 because the interconnection lines are not extended below the cutting lines.

In the second embodiment, on the other hand, when the thin film transistors are used to switch pixel electrodes, an insulating film or a passivation film is covered on one of the inner surfaces of the integrated substrates. If the insulating film and the passivation film extend across the cutting lines 108 and 109, the insulating and passivation films can not be cut smoothly due to the property differences. Therefore, the insulating and passivation films must be formed within a region defined by the cutting lines 108 and 109 without extending below the cutting lines, in order to prevent the rough cut of those films.

The short bars 14 and 16 as shown in FIGS. 3 and 4 may be replaced with electrostatic diodes or protectors preventing the damage of static charges, which are formed within the region defined by the cutting lines 108 and 109.

When testing the TFT panel, not a bundle of the interconnection lines but an individual interconnection line is tested by a probe.

FIG. 11 is a view showing the relation of the cutting line 122a and the liquid crystal introducing inlet 117 of the integrated substrate according to the another embodiment of the present invention. A reference numeral 114 denotes the black matrix formed on the inner surface of one of the integrated substrate. Reference numerals 118a, 118b, 122a, and 122b denote the cutting lines.

As shown in FIG. 11, a sealing line for the liquid crystal introducing inlet 117 is positioned within the region defined by the cutting line 122a.

The relation of the liquid crystal inlet 116 and the cutting line 122a parallel to the liquid crystal inlet 117 will be described with reference to FIG. 13 below.

As shown FIG. 13, the sealing line 116 near the liquid crystal introducing inlet 117 is formed in a square shape, which includes a first line 116a having an opening, a second line 116b extending vertically from an end of the first line 116a and having a first length, and a third line 116c extending from an end of the second line 116b to be parallel to the cutting line 122a and having a second length.

A distance between the third line 116c and the cutting line 122a preferably is about 1 mm.

Referring to FIGS. 12 and 13, the sealing line 116 according to the embodiment of the present invention has the second line 116b. That is, a neck of the liquid crystal inlet is shorter than that of the structure according to the conventional art. Accordingly, the third line 116c extending parallel to the cutting line 122a remains after the cutting of the integrated substrate.

The third line 116c makes air to be introduced into the integrated substrates through a path between the sealing agent 126 and the third line 116c when the sealing agent 126 is sucked in the liquid crystal introducing inlet 117 to seal the liquid crystal introducing inlet 117 at the sealing process. Therefore, the path through which the air is introduced into the integrated substrates is longer than that of the conventional art, which substantially prevents the introduction of air.

The integrated substrates as constructed above are cut by emitting the laser light along the cutting line and spreading a refrigerant on the substrates to generate cracks.

9

Alternatively, the cutting lines are formed at a predetermined depth on the substrate using a diamond blade. Then, a small impact on the substrates along the cutting line may divide the substrates into a plurality of small-sized panels.

The substrate made of quartz can be used for the embodiment of the present invention. In this case, the panel according to the present invention can provide the same effect as the panel made of the glass substrate.

On the other hand, in the second embodiment of the present invention, the LCD panel is described as that the interconnection lines are positioned within the region 10 defined by the cutting lines and that the sealing agent is disposed within the region defined by the cutting lines. However, both the interconnection lines and the liquid crystal introducing inlet may be located within the region defined by the cutting lines.

In the second embodiment as described above, since the interconnection lines, the corresponding electrodes, and the liquid crystal introducing inlet are positioned within the region of the substrate defined by the cutting lines, the interconnection lines are protected from rough cut during the cutting of the substrate.

Further, at the sealing process to enclose the liquid crystal introducing inlet, the introduction of the air into the liquid crystal layer is minimized to protect the liquid crystal layer.

Moreover, by introducing the laser cutting, the substrates can be cut under the same cutting condition, which simplifies the processes.

Embodiment 3

The LCD panel proposed in the second embodiment has the interconnection lines and the liquid crystal introducing inlet positioned within the region defined by the cutting 30 lines, which requires the LCD panel design change. However, the LCD panel according to the third embodiment of the present invention can prevent an abnormal cutting of the interconnection lines without changing of the length of the interconnection lines.

FIG. 14 is a partially sectional view of the substrate to be cut according to the third embodiment of the present invention.

Referring to FIG. 14, the glass substrate 32 is used as the substrate 142 to be cut, in which the conductive interconnection lines, for example the interconnection lines made from aluminum having a high toughness is arranged on the inner surface of the substrate 142 so that ends of the interconnection lines extend across the cutting lines. A reference character CL denotes the cutting line of the glass substrate. The substrate 142 is cut from the outer surface 142b to the conductive interconnection lines 146 through the inner surface 142a thereof.

A buffer layer 144 having a low toughness is disposed between the substrate 142 and the conductive interconnection lines 146. The buffer layer 144 has a predetermined 50 width along the cutting line CL. When the buffer layer 144 is cracked, the interconnection line 146 is also cracked together with the buffer layer 144.

FIG. 15 is a perspective view of a color filter substrate to be cut according to still another embodiment of the present invention. FIG. 16 is a perspective view of a thin film transistor substrate to be cut according to still another embodiment of the present invention.

Referring to FIG. 15, the color filter substrate 150 made from the glass substrate is provided as an object to be cut in which the color filter layer 154 having the red, green, and blue colors is formed on the inner surface 152a of the glass substrate 152. The corresponding electrodes (not shown) are disposed on the color filter layer 154 of the color filter substrate 150.

Since the corresponding electrodes lies along the cutting 65 line **156**, the corresponding electrodes may not be cut precisely. Therefore, a buffer layer **158** of a predetermined

10

width is disposed along the cutting line between the inner surface 152a of the substrate 152 and the corresponding electrodes.

The buffer layer 158 is made of metal having the low toughness as described above. Preferably, the buffer layer 158 is made of the same material as the black matrix layer (not shown) in the same process. In the third embodiment of the present invention, the black matrix layer and the buffer layer 158 are made of chromium (Cr).

Referring to FIG. 16, the TFT substrate 160 containing the gate lines 164, source lines 166, pixel electrodes 168, and thin film transistors 170 formed on the inner surface 162a of the glass substrate 162 is to be cut.

When the gate lines 164 and the source line 166 of the TFT 160 extend to the cutting line 174, as described above, the abnormal cutting of the substrate may be performed. Therefore, the buffer layer 172 having the low toughness is disposed along the cutting line between extensions of the interconnection lines and the inner surface 162a of the glass substrate 162.

The embodiment shown in FIGS. 14 to 16 can be cut 20 using a laser cutter shown in FIG. 17, without defects in cutting the interconnection lines.

Referring to FIG. 17, the cutter is a device capable of cutting the substrate using the laser lights respectively having wavelengths w1 and w2. The laser light having the wavelength w1 (hereinafter, referred to as a first laser light) is used for generating the crack on the glass substrates 142, 152, and 162, and the laser light having the wavelength w2 (hereinafter, referred to as a second laser light) is used for generating the crack on the buffer layers 144, 158, and 172.

A laser whose wavelength is $10.6 \,\mu\text{m}$ with an output of 50~-250 w, such as a yag laser, CO_2 laser, gallium-arsenide laser and ruby laser can be used for those purposes.

The process of cutting the color filter substrate **150** and the TFT substrate **160** integrated together using the cutter of FIG. **17** will be described.

The integrated substrate is laid on a plate of the cutter 200. The outer surface of the color filter substrate 150 is facing the cutter 200.

A first laser light emitter 202 of the cutter 200 emits the first laser light having the wavelength w1 focusing the cutting line 156 of the color filter substrate 150 and concentrating on the glass substrate 152. A second laser light emitter 204 adjacent to the first laser light emitter 202 emits the second laser light having the wavelength w2, which in turn is transmitted through the glass substrate 152 and focused on the buffer layer 158.

The glass substrate 152 and the buffer layer 158 are heated by the first and second laser light, which expand along the cutting line 156 in part and have the stress concentrated on the cutting line thereon.

A refrigerant spreading unit 206 following the second laser emitter 204 sprays a refrigerant at an interval of 0.1~0.3 second on the cutting line on which the stress is concentrated. Therefore, the glass substrate 152 and the buffer 158 which are heated by the laser lights are rapidly cooled

The cutting lines of the glass substrate 152 and the buffer 158 are expanded and contracted by heat and refrigerant, so that the high stress is generated along the cutting lines.

When the stress is a larger than a combination force of glass molecules, the amorphous glass molecule structure is broken and the surface of the glass substrate 152 starts to crack.

At this time, a direction of the crack's creation and progression is the same as that of the laser radiation. That is, the crack is progressed from the outer surface to the inner surface of the glass substrate 152, resulting in that the glass substrate 152 is cut thoroughly.

On the other hand, the buffer layer 158 has a stress thereon due to the expansion and contraction by the second laser light and the refrigerant applied on the buffer layer 158.

11

When the stress is larger than a combination force of chromium atoms, a crystal structure of the buffer layer 158 is broken, resulting that a crack is created on the surface of the buffer layer 158.

At this time, the crack is spread into the interconnection 5 lines, which cut the corresponding electrodes on the edges of the interconnection lines smoothly along the cutting line of the glass substrate 152.

As described above, after cutting the color filter substrate 150 completely, the integrated substrate is flipped over such that the outer surface of the TFT substrate is facing the laser cutter 200 and cut in such a manner as described above.

The color filter substrate 150 and the TFT substrate 160 used in the present embodiment are made of the same glass substrate and the same buffer layer. The first and second laser emitters for cutting the color filter substrate 150 can be 15 used for cutting the TFT substrate without changing laser emitters.

On the other hand, the materials for the buffer layers of the color filter substrate and the TFT substrate may be different, depending on the material for the corresponding electrodes 20 of the color filter substrate and the material for the interconnection lines of the TFT substrate. In such a case, when the color filter substrate is cut first and then the TFT substrate is cut, the buffer layer of the TFT substrate may not be smoothly cut. To solve this problem, the cutter shown in $\ _{25}$ FIG. 17 may include another laser emitter capable of emitting a laser light having a third wavelength different from the first and second laser lights.

Regarding the above embodiment, while the substrate having a size corresponding to the panel size has been described, the laser cutter according to the present invention is suitable to cut the parent glass substrate having an area corresponding to a total area of at least two panels in order to improve the productivity.

In the above-described embodiment, although the laser cutter has been described to emit the first laser light so as to 35 create the crack on the glass substrate and then to emit the second laser light so as to create the crack on the buffer layer, the laser cutter may emit the second laser light first and then the first laser light to cut the substrate.

According to the third embodiment of the present 40 invention, when the LCD panel or the integrated glass substrate having the conductive interconnection lines thereon is cut by the laser cutter, by laying a buffer layer of low toughness and having a property of transferring the crack rapidly between the conductive interconnection lines 45 and the glass substrate, the conductive interconnection lines can be smoothly cut.

While the present invention has been particularly shown and described with reference to a particular embodiment thereof, it will be understood by those skilled in the art that various changes in form and detail may be effected therein 50 without departing from the scope of the invention as defined by the appended claims.

What is claimed is:

- 1. A liquid crystal display panel, comprising:
- a first substrate having wires form on a inner surface 55 thereof, ends of the wires arranged near a cutting line of the first substrate;
- a second substrate; and
- sealant disposed between the first substrate and the second 60 substrate, the sealant comprising:
 - a first portion disposed along edges of the first substrate, and second substrate and disconnected to form an inlet:
 - a second disposed extending outwardly from the first 65 the outer surface. portion near the inlet; and
 - a third portion extending from the second portion.

12

- 2. The liquid crystal display of claim 1, wherein each of the first substrate and the second substrate is a panel cut off from a parent glass substrate having an area larger than a sum of at least two panels.
- 3. The liquid crystal display of claim 1, wherein the inlet is formed near the cutting line.
- 4. The liquid crystal display of claim 1, wherein the inlet is formed near the cutting line.
- 5. The liquid crystal display of claim 4, wherein the third portion of the sealant is spaced apart from the cutting line with a predetermined distance therebetween.
- 6. The liquid crystal display of claim 5, wherein the predetermined distance is about 1 mm.
- 7. The liquid crystal display of claim 1, wherein a distance between the ends of the wires and the cutting line is about
- 8. The liquid crystal display of claim 1, further comprising:
 - an insulating layer formed on the wires; and
- a passivation layer formed on the wires.
- 9. A substrate capable of being cut by a laser light, comprising:
 - a substrate having an outer surface with a cutting line and an inner surface:
 - a conducting layer deposited on the inner surface along a cutting line of the inner surface corresponding to the cutting line on the outer surface of the substrate;

sealant formed inside the cutting line; and

- a buffer layer disposed along the cutting line between the inner surface and the conducting layer of the substrate,
- wherein the substrate and the buffer layer are separately cut by laser lights having different wavelengths and the conducting layer is cracked by the buffer layer.
- 10. A liquid crystal display panel, comprising:
- a first transparent insulating substrate including thin film transistors formed on an inner surface and a wire connected to the thin film transistors and pixel elec-
- a second transparent insulating substrate having an inner surface corresponding to the first surface, a color filter formed on the inner surface, a black matrix and corresponding electrodes; and
- a buffer layer disposed between the conducting layer and the inner surfaces and diffusing a crack generated therein to the conducting layer vertically,
- wherein one of the first and second substrate has a cutting line on the outer surface thereof and the first and second substrates and the buffer layer are respectively cut by laser lights having a different wavelength, and

wherein a sealant is formed inside the cutting line.

- 11. The liquid crystal display panel of claim 10, wherein the first substract and the second substrate are made of a parent glass substrate of an area larger than a sum of areas of at least two panels.
- 12. The liquid crystal display panel capable of claim 10, wherein the buffer layer is formed with a predetermined width on the inner surface of one of the first and second substrates along a line corresponding to the cutting line formed on the outer surface of one of the first and second substrates.
- 13. The liquid crystal display panel of claim 10, wherein the buffer layer is formed with a predetermined width on the inner surfaces of the first and second transparent insulating substrates along lines corresponding to the cutting line on